Method and system for implementing a reduced latency,...

Details Method and system for implementing a reduced latency,... Method and system for implementing a reduced latency,...

2007-02-27

2007-02-27

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Digital to analog conversion

C375S239000

Reexamination Certificate

active

11292180

ABSTRACT:
According to one aspect of the present invention, this invention implements a low latency, wide bandwidth method and system for converting a numeric digital values into a pulse density modulated analog output signals. Such output signals having their lowest output frequency much closer to the system clock frequency, thus enabling wider bandwidth and simpler implementations than with traditional approaches. This method is based in part on an adaptation of Bresenham's Line Drawing Algorithm.

REFERENCES:
patent: 3603977 (1971-09-01), Szabo et al.
patent: 5053769 (1991-10-01), Landmann
patent: 5337338 (1994-08-01), Sutton et al.
patent: 5481560 (1996-01-01), Potetz et al.
patent: 5995546 (1999-11-01), Richardson
patent: 6281822 (2001-08-01), Park
patent: 6366611 (2002-04-01), Park
patent: 6396317 (2002-05-01), Roller et al.
patent: 2003/0123581 (2003-07-01), Kim
patent: 2003/0174005 (2003-09-01), Latham, II et al.
patent: 2004/0222866 (2004-11-01), Stengel et al.

Affiliated with

Also associated with

Rating

Method and system for implementing a reduced latency,... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for implementing a reduced latency,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for implementing a reduced latency,... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3885423