Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-02-13
2007-02-13
Hur, J. H. (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185170, C365S185260, C365S185180, C365S185120
Reexamination Certificate
active
10842941
ABSTRACT:
Operating voltages to a group of memory cells in an array are supplied via access lines such as word lines and bit lines. The capacitance of associated nodes of the memory cells can latch some of these voltages. Memory operation can continue using the latched voltages even when the access lines are disconnected. In a memory have an array of NAND chains, the capacitance of the channel of each NAND chain can latch a voltage to either enable or inhibit programming. The bit lines can then be disconnected during programming of the group and be used for another memory operation. In one embodiment, the bit lines are precharged for the next verifying step of the same group. In another embodiment, two groups of memory cells are being programmed contemporarily, so that while one group is being programmed, the other group can be verified with the use of the bit lines.
REFERENCES:
patent: 5043940 (1991-08-01), Harari
patent: 5070032 (1991-12-01), Yuan et al.
patent: 5095344 (1992-03-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5270979 (1993-12-01), Harari et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5343063 (1994-08-01), Yuan et al.
patent: 5380672 (1995-01-01), Yuan et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5602987 (1997-02-01), Harari et al.
patent: 5623442 (1997-04-01), Gotou et al.
patent: 5661053 (1997-08-01), Yuan
patent: 5677873 (1997-10-01), Choi et al.
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5768192 (1998-06-01), Eitan
patent: 5774397 (1998-06-01), Endoh et al.
patent: 5808338 (1998-09-01), Gotou
patent: 5903495 (1999-05-01), Takeuchi et al.
patent: 5953255 (1999-09-01), Lee
patent: 5969986 (1999-10-01), Wong et al.
patent: 6011725 (2000-01-01), Eitan
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6088264 (2000-07-01), Hazen et al.
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6230233 (2001-05-01), Lofgren et al.
patent: 6741502 (2004-05-01), Cernea
patent: 6845045 (2005-01-01), Cernea
patent: 2004/0057287 (2004-03-01), Cernea et al.
patent: 2004/0136228 (2004-07-01), Campardo et al.
ISA/EPO, “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration”, mailed on Sep. 28, 2005 in application No. PCT/US2005/016007, 11 pages.
Eitan et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.
LandOfFree
Latched programming of memory and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Latched programming of memory and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Latched programming of memory and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3884149