Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Rectangular or pulse waveform width control
Reexamination Certificate
2007-12-18
2007-12-18
Nguyen, Linh My (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Rectangular or pulse waveform width control
C327S172000, C327S173000, C327S174000, C327S141000, C327S156000, C327S161000, C327S162000, C327S163000
Reexamination Certificate
active
11403453
ABSTRACT:
A duty cycle corrector includes a first controllable delay, a second controllable delay, a phase detector, and a compensation circuit. The first controllable delay is configured to delay a first signal to provide a second signal. The second controllable delay is configured to delay the second signal to provide a third signal. The phase detector is configured to adjust the first controllable delay and the second controllable delay to phase lock the third signal to the first signal. The compensation circuit is configured to compensate for a mismatch between the first controllable delay and the second controllable delay to provide a fourth signal in response to the first signal and a fifth signal approximately 180 degrees out of phase with the fourth signal in response to the second signal.
REFERENCES:
patent: 6366115 (2002-04-01), DiTommaso
patent: 6677792 (2004-01-01), Kwak
patent: 6687844 (2004-02-01), Zhang
patent: 6765421 (2004-07-01), Brox et al.
patent: 6934215 (2005-08-01), Chung et al.
patent: 7116143 (2006-10-01), Deivasigamani et al.
patent: 7142026 (2006-11-01), Kwak
patent: 2002/0196887 (2002-12-01), Heikkila
patent: 2003/0219088 (2003-11-01), Kwak
patent: 2004/0027182 (2004-02-01), Brox et al.
patent: 2004/0095174 (2004-05-01), Hong et al.
patent: 2004/0251939 (2004-12-01), Brox et al.
patent: 2004/0257134 (2004-12-01), Minzoni
patent: 2006/0220714 (2006-10-01), Hur
patent: 2006/0267649 (2006-11-01), Park et al.
Matano et al., “A 1-Gb/s/pin 512 Mb DDRII SDRAM Using a Digital DLL and a Slew-Rate-Controlled Output Buffer”, IEEE Journal of Solid State Circuits, vol. 38, Issue 5, pp. 762-768, May 2003.
Han Jong-hee
Minzoni Alessandro
Dicke Billig & Czaja, PLLC
Nguyen Linh My
O'Neill Patrick
LandOfFree
Duty cycle corrector does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Duty cycle corrector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Duty cycle corrector will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3877095