Semiconductor structures

Details Semiconductor structures Semiconductor structures

2007-11-06

2007-11-06

Vu, Hung (Department: 2811)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified material other than unalloyed aluminum

C257S309000, C257S751000, C257S752000

Reexamination Certificate

active

11212899

ABSTRACT:
In one aspect, the invention includes a method of forming a roughened layer of platinum, comprising: a) providing a substrate within a reaction chamber; b) flowing an oxidizing gas into the reaction chamber; c) flowing a platinum precursor into the reaction chamber and depositing platinum from the platinum precursor over the substrate in the presence of the oxidizing gas; and d) maintaining a temperature within the reaction chamber at from about 0° C. to less than 300° C. during the depositing. In another aspect, the invention includes a platinum-containing material, comprising: a) a substrate; and b) a roughened platinum layer over the substrate, the roughened platinum layer having a continuous surface characterized by columnar pedestals having heights greater than or equal to about one-third of a total thickness of the platinum layer.

REFERENCES:
patent: 3856709 (1974-12-01), Porta et al.
patent: 3975304 (1976-08-01), della Porta et al.
patent: 4341662 (1982-07-01), Pfefferle
patent: 4425261 (1984-01-01), Stenius et al.
patent: 4431750 (1984-02-01), McGinnis et al.
patent: 4714693 (1987-12-01), Targos
patent: 4719442 (1988-01-01), Bohara et al.
patent: 5053917 (1991-10-01), Miyasaka et al.
patent: 5208479 (1993-05-01), Mathews et al.
patent: 5320978 (1994-06-01), Hsu
patent: 5330700 (1994-07-01), Soukup et al.
patent: 5525570 (1996-06-01), Chakraborty et al.
patent: 5555486 (1996-09-01), Kingon et al.
patent: 5635420 (1997-06-01), Nishioka
patent: 5639685 (1997-06-01), Zahurak et al.
patent: 5763286 (1998-06-01), Figura et al.
patent: 5783716 (1998-07-01), Baum et al.
patent: 5796648 (1998-08-01), Kawakubo et al.
patent: 5874364 (1999-02-01), Nakabayashi et al.
patent: 5917213 (1999-06-01), Iyer et al.
patent: 5990559 (1999-11-01), Marsh
patent: 6010744 (2000-01-01), Buskirk et al.
patent: 6033953 (2000-03-01), Aoki et al.
patent: 6175129 (2001-01-01), Liu et al.
patent: 6232629 (2001-05-01), Nakamura
patent: 6281161 (2001-08-01), Marsh
patent: 0 415 751 (1991-03-01), None
patent: 0 855 738 (1998-07-01), None
patent: 5-67730 (1993-03-01), None
patent: 9051079 (1997-02-01), None
patent: 9-082666 (1997-03-01), None
patent: H09-239891 (1997-09-01), None
patent: 10173149 (1998-06-01), None
patent: 10180098 (1998-07-01), None
patent: 10189909 (1998-07-01), None
patent: 8017939 (2003-06-01), None
Rugged Surface Poly-crystalline Silicon . . . , 1996, Ino, et al.
Characterization of Pt Thin Films Deposited . . . , 1997, Kwon, et al.
Study of Pt Bottom Electrodes Using High . . . , Jul. 1998, Nasu.

Affiliated with

Also associated with

Rating

Semiconductor structures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor structures will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3857434