Electrical computers and digital processing systems: processing – Instruction issuing
Reexamination Certificate
2007-11-27
2007-11-27
Kindred, Alford (Department: 2181)
Electrical computers and digital processing systems: processing
Instruction issuing
C712S226000, C712S032000
Reexamination Certificate
active
11108959
ABSTRACT:
A processor is provided which has a modular organization including at least one local store operable to store data and instructions for execution, at least one functional unit operable to execute instructions on data provided from the local store, and at least one issue logic unit operable to convert instructions provided from the local store into operations of the functional unit for executing the instructions. The at least one issue logic unit may be operable to decode a unitary instruction provided from the local store to simultaneously operate all of the functional units according to the unitary instruction. Each issue logic unit may be operable to decode multiple instructions to separately operate first and second subsets of the plurality of functional units according to respective ones of the multiple instructions.
REFERENCES:
patent: 6289434 (2001-09-01), Roy
patent: 6826662 (2004-11-01), Suzuoki et al.
patent: WO-03/046712 (2003-06-01), None
Silc J. et al, “A Survey Of New Research Directions in Microprocessors”, Microprocessors and Microsystems, Aug. 1, 2000, pp. 175-190, ISSN 0141-9331, IPC Business Press Ltd., London, GB.
Diep T. A. et al, “EXPLORER: A Retargetable And Visualization-Based Trace-Drive Simulator for Superscalar Processors”, Microarchitecture, 1993, Proceedings Of The 26th Annual International Symposium On Austin, TX, USA, Dec. 1, 1993, IEEE Comput. Soc, US, pp. 225-235, XP010097281, ISBN: 0-8186-5280-2, Los Alamitos, CA, USA.
Kindred Alford
Lai Vincent
Sony Computer Entertainment Inc.
LandOfFree
Methods and apparatus for multi-processor pipeline parallelism does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for multi-processor pipeline parallelism, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for multi-processor pipeline parallelism will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3854254