Static information storage and retrieval – Floating gate
Reexamination Certificate
2007-06-19
2007-06-19
Elms, Richard T. (Department: 2824)
Static information storage and retrieval
Floating gate
C365S185100, C365S185050
Reexamination Certificate
active
11078761
ABSTRACT:
A storage device that is capable of receiving an analog signal and storing it as a digital signal. The storage device includes an input node configured to receive an analog input voltage and two non-volatile storage cells. A second non-volatile memory cell is coupled to receive the analog input signal from the input node. The second non-volatile memory cell is capable of being programmed to a one of a plurality of programming states. The first non-volatile memory cell, which is coupled to the second non-volatile memory cell, is also capable of being programmed to one of a plurality of programming states. During operation, the second non-volatile memory cell and the first non-volatile memory cell are both programmed to a selected second programming state indicative of the magnitude of the analog input voltage. The first programming state and the second programming state are together are indicative of a digital value commensurate with the magnitude of the analog input voltage.
REFERENCES:
patent: 4940982 (1990-07-01), Gulczynski
patent: 5043940 (1991-08-01), Harari
patent: 5428621 (1995-06-01), Mehrotra et al.
patent: 6137723 (2000-10-01), Bergemont et al.
patent: 6466482 (2002-10-01), Shukuri et al.
patent: 6788572 (2004-09-01), Yamada et al.
patent: 6985386 (2006-01-01), Mirgorodski et al.
patent: 6992927 (2006-01-01), Poplevine et al.
patent: 7020027 (2006-03-01), Poplevine et al.
patent: 7042763 (2006-05-01), Mirgorodski et al.
patent: WO9322770 (1993-11-01), None
U.S. Appl. No. 11/057,355, filed Feb. 2005.
“Everything a System Engineer Needs to Know About Serial EEPROM Endurance”, http://ww1.microchip.com/downloads/en/AppNotes/00537.pdf., © 1992 Microchip Technology Inc., 10 pages.
Lorenzini, M. et al., “A dual gate flash EEPROM cell with two-bits storage capacity”, Nonvolatile Memory Technology Conference, 1996., Sixth Biennial IEEE International, Publication Date: Jun. 24-26, 1996, pp. 84-90 Albuquerque, NM, USA, ISBN: 0-7803-3510-4.
Hopper Peter J.
Lindorfer Philipp
Mirgorodski Yuri
Vashshenco Vladislav
Beyer & Weaver, LLP
Elms Richard T.
King Douglas
National Semiconductor Corporation
LandOfFree
Apparatus and method for storing analog information in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for storing analog information in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for storing analog information in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3850812