Method of making integrated circuit interconnection

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437190, 437192, 437197, 437198, 437194, 437245, 437246, H01L 21465

Patent

active

051418975

ABSTRACT:
An integrated circuit and method of fabrication are disclosed. The invention provides an etch-stop layer between a plug formed in a via and an overlying runner. The etch stop layer serves a variety of functions, including protecting the plug during the etching process which defines the runner.

REFERENCES:
patent: 3856648 (1974-12-01), Fuller et al.
patent: 4267012 (1981-05-01), Pierce et al.
patent: 4566026 (1986-01-01), Lee et al.
patent: 4624864 (1986-11-01), Hartmann
patent: 4710398 (1987-12-01), Homma et al.
patent: 4742014 (1988-05-01), Hooper et al.
patent: 4764484 (1988-08-01), Mo
patent: 4851369 (1989-07-01), Ellwanger et al.
patent: 4866008 (1989-09-01), Brighton et al.
patent: 4884123 (1989-11-01), Dixit et al.
patent: 4910169 (1990-03-01), Hoshino
patent: 4954423 (1990-09-01), McMann et al.
"Submicron Wiring Technology with Tungsten and Planarization," C. Kaanta et al., Proceedings of the Fifth International IEEE VLSI Multilevel Interconnection Conference (VMIC), Santa Clara, CA, Jun. 13-14, 1988, pp. 21-28.
Sachdev et al.; "Tungsten interconnects in VLSI"; Proceedings of the 1985 Workshop; MRS; Oct., 1985; pp. 161-171.
"Interconnect Materials for VLSI Circuits"; Paulean; Solid State Tech. Apr., 1987; pp. 155-162.
"Nucleation and Growth . . . A Review"; Broadbent; J. Vac. Sci. Tech. B. vol. 5 (6); Nov.;Dec. 1987; pp. 1661-1666.
"High-density . . . Groove Metallization"; Broadbent et al; IEEE Transactions on Electron Devices; vol. 35, No. 7, Jul. 88; pp. 952-956.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of making integrated circuit interconnection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making integrated circuit interconnection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making integrated circuit interconnection will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-384856

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.