Virtual address table look aside buffer miss recovery method and

Details Virtual address table look aside buffer miss recovery method and Virtual address table look aside buffer miss recovery method and

1987-04-20

1990-04-24

Williams, Jr., Archie E.

Boots, shoes, and leggings

G06F 1208, G06F 938, G06F 1100

Patent

active

049204777

ABSTRACT:
A data processor has a central processing unit and at least one pipelined memory controller circuitry. The central processing unit addresses data in the memory using a virtual address memory table lookaside buffer and features a data miss recovery circuitry wherein, after a memory access error condition has been detected, the instruction causing the error condition, and those instructions entering the memory pipeline after the instruction causing the error condition, are replayed. The method and apparatus for replaying the instructions use first in-first out buffers for storing the virtual address data and instruction status data relating to each memory access instruction. That stored data is then retrieved after an error condition is detected so that the instruction sequence, beginning at the data miss, can be replayed.

REFERENCES:
patent: 4075704 (1978-02-01), O'Leary
patent: 4245344 (1981-01-01), Richter
patent: 4356550 (1982-10-01), Katzman et al.
patent: 4414624 (1983-11-01), Summer, Jr. et al.
patent: 4524415 (1982-12-01), Mills, Jr. et al.
patent: 4527237 (1985-07-01), Frieder et al.
patent: 4577273 (1986-03-01), Hoppert et al.
patent: 4597061 (1983-01-01), Cline et al.
patent: 4600986 (1984-04-01), Scheuneman et al.
patent: 4633434 (1984-04-01), Scheuneman
patent: 4682281 (1987-07-01), Woffinden et al.
Amdahl, "Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities,"0 Spring Joint Computer Conf., 1967, pp. 483-485.
Fisher, "The Optimization of Horizontal Microcode Within and Beyond Basic Blocks: An Application of Processor Scheduling with Resources," U.S. Department of Energy Report, Mathematics and Computing, COO-3077-161.
Fisher et al., "VLIW Machines: Multiprocessors We can Actually Program," Dept. of Computer Science, Yale University.
Tjaden et al., "Detection and Parallel Execution of Independent Instructions," IEEE Transactions on Computers, vol. C-19, No. 10, Oct. 1970, pp. 889-895.
Hack, "Peak vs. Sustained Performance in Highly Concurrent Vector Machines," Computer, Sep. 1986, pp. 11-19.
Fisher, "The VLIW Machine: A Multiprocessor for Compiling Scientific Code," Computer, Jul. 1984, pp. 45-53.
Fisher et al., "Parallel Processing: A Smart Compiler and a Dumb Machine," Dept. of Computer Science, Yale University.
Riseman et al., "The Inhibition of Potential Parallelism by Conditional Jumps," IEEE Transactions on Computers, Dec. 1972, pp. 1405-1415.

Affiliated with

Also associated with

Rating

Virtual address table look aside buffer miss recovery method and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Virtual address table look aside buffer miss recovery method and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual address table look aside buffer miss recovery method and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-38465