Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2007-02-27
2007-02-27
Chen, Kin-Chan (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S199000
Reexamination Certificate
active
10703388
ABSTRACT:
Fabricating a semiconductor includes depositing a metal layer outwardly from a dielectric layer and forming a mask layer outwardly from a first portion of the metal layer. Atoms are incorporated into an exposed second portion of the metal layer to form a composition-altered portion of the metal layer. The mask layer is removed from the first portion of the metal layer and a barrier layer is deposited outwardly from the metal layer. A poly-Si layer is deposited outwardly from the barrier layer to form a semiconductor layer, where the barrier layer substantially prevents reaction of the metal layer with the poly-Si layer. The semiconductor layer is etched to form gate stacks, where each gate stack operates according to one of a plurality of work functions.
REFERENCES:
patent: 4462151 (1984-07-01), Geipel, Jr. et al.
patent: 5619057 (1997-04-01), Komatsu
patent: 5719083 (1998-02-01), Komatsu
patent: 5801398 (1998-09-01), Hebiguchi
patent: 5907789 (1999-05-01), Komatsu
patent: 6436840 (2002-08-01), Besser et al.
patent: 6518106 (2003-02-01), Ngai et al.
patent: 6586288 (2003-07-01), Kim et al.
patent: 6642590 (2003-11-01), Besser et al.
patent: 6645798 (2003-11-01), Hu
patent: 6750503 (2004-06-01), Ohnishi et al.
patent: 6809394 (2004-10-01), Visokay
patent: 6831343 (2004-12-01), Hu
patent: 6872613 (2005-03-01), Xiang et al.
patent: 7030430 (2006-04-01), Doczy et al.
patent: 2005/0054149 (2005-03-01), Xiang et al.
patent: 2005/0184345 (2005-08-01), Lin et al.
Colombo Luigi
Visokay Mark R.
Brady III W. James
Chen Kin-Chan
Garner Jacqueline J.
LandOfFree
Method of fabricating a semiconductor having dual gate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a semiconductor having dual gate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a semiconductor having dual gate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3843563