Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
2007-10-30
2007-10-30
Qureshi, Afsar (Department: 2616)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
C370S335000, C375S376000, C455S260000, C377S037000
Reexamination Certificate
active
10624955
ABSTRACT:
In a method for operating a PLL frequency synthesis circuit, the circuit is in an active state and synthesizes a first output frequency during a first data transmission period. The circuit is likewise active and synthesizes a second, different output frequency during a later, second data transmission period. The PLL frequency synthesis circuit is first reprogrammed to an intermediate frequency, and is controlled from there to the second output frequency, in an intermediate time period.
REFERENCES:
patent: 5598405 (1997-01-01), Hirose
patent: 5729179 (1998-03-01), Sumi
patent: 6288614 (2001-09-01), Linss
patent: 196 11 219 (1997-09-01), None
patent: 197 36 463 (1999-03-01), None
patent: 197 36 464 (1999-03-01), None
patent: 197 48 885 (1999-05-01), None
patent: 198 37 204 (2000-03-01), None
patent: 199 29 167 (2000-12-01), None
patent: 0 499 245 (1992-08-01), None
patent: 0499 245 (1992-08-01), None
Greenberg Laurence A.
Infineon - Technologies AG
Locher Ralph E.
Qureshi Afsar
Stemer Werner H.
LandOfFree
Method for operating a PLL frequency synthesis circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for operating a PLL frequency synthesis circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for operating a PLL frequency synthesis circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3837637