Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2007-06-12
2007-06-12
Rodriguez, Paul (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S002000, C703S016000, C714S724000, C714S725000, C714S738000, C714S741000, C714S746000, C716S030000
Reexamination Certificate
active
10776684
ABSTRACT:
The present invention provides a method and mechanism for simulating complex digital circuits using hybrid control and data flow representations. Specifically, the invention provides a method of simulating a digital circuit in such a way that the simulation is stopped at desired functions for subsequent analysis. A hardware design code describing the digital circuit is converted to an assignment decision diagram (ADD) representation that is then annotated with one or more control nodes that are used for maintaining control flow through a simulator. In this way, one or more break points are created that allow the simulator to stop at associated points in the simulation.
REFERENCES:
patent: 5490266 (1996-02-01), Sturges
patent: 5513118 (1996-04-01), Dey et al.
patent: 5519627 (1996-05-01), Mahmood et al.
patent: 5623418 (1997-04-01), Rostoker et al.
patent: 5673198 (1997-09-01), Lawman et al.
patent: 5848236 (1998-12-01), Dearth et al.
patent: 5870608 (1999-02-01), Gregory
patent: 5920711 (1999-07-01), Searight et al.
patent: 5937190 (1999-08-01), Gregory et al.
patent: 5991533 (1999-11-01), Sano et al.
patent: 6044211 (2000-03-01), Jain
patent: 6173241 (2001-01-01), Trimberger
patent: 6212650 (2001-04-01), Guccione
patent: 6269467 (2001-07-01), Chang et al.
patent: 6317860 (2001-11-01), Heile
patent: 6421808 (2002-07-01), McGeer et al.
patent: 6697773 (2004-02-01), Karchmer et al.
Gajski et al. “A design Methodology and Environment for Interactive Behavioral Synthesis”, University of California, Irvine, 1996 pp. 1-21.
Kock, et al. Breakpoints and Breakpoint Detection in Source-Level Emulation, ACM, 1998, pp. 209-230.
Chaiyakul et al., “Assignment Decision Diagram for High-Level Synthesis”, Dec. 12, 1992, Technical Report #92-103, Dept. of Information and Computer Science, University California, Irvince CA 92717.
Chaiyakul et al., “High-Level Transformation for Minimizing Syntactic Variances”, ACM 1993, pp. 413-418.
Karchmer David
Stellenberg Daniel S.
Altera Corporation
Beyer & Weaver, LLP
Craig Dwin McTaggart
Rodriguez Paul
LandOfFree
Using assignment decision diagrams with control nodes for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Using assignment decision diagrams with control nodes for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Using assignment decision diagrams with control nodes for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3831887