Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2007-11-06
2007-11-06
Chin, Wellington (Department: 2616)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S235000, C370S417000
Reexamination Certificate
active
10325700
ABSTRACT:
Data cells of plural classes are transferred from input ports to output ports through a switch by storing the cells at each input port in class-specific virtual output queues (VOQ) within sets of VOQs associated with output ports, and providing credits to VOQs according to class-associated guaranteed bandwidths. When a cell is received at a VOQ having credits, a high-priority request for transfer is generated. If a cell is received at a VOQ that does not have any available credits, a low-priority request for transfer is generated. In response to requests, grants are issued to VOQ sets without regard to class, high-priority requests being favored over low-priority requests. When a grant is received for a particular VOQ set, an arbitrator selects a VOQ from the set, giving priority to VOQs having credits over VOQs without credits, and a cell from the selected VOQ is transferred. Requests generated from all input ports are forwarded to a central scheduler associated with a switch fabric slice, the central scheduler issuing the grants. The switch fabric may comprise multiple slices and a central scheduler, across which requests may be distributed in parallel, for example, the switch fabric slices being selected in a fixed order. While all high-priority requests are granted, low priority requests may be granted by the central scheduler according to a weighted fair share policy.
REFERENCES:
patent: 5757771 (1998-05-01), Li et al.
patent: 5850399 (1998-12-01), Ganmukhi et al.
patent: 6067298 (2000-05-01), Shinohara
patent: 6188698 (2001-02-01), Galand et al.
patent: 6246687 (2001-06-01), Siu
patent: 6359861 (2002-03-01), Siu et al.
patent: 6950396 (2005-09-01), Assa et al.
patent: 2001/0023469 (2001-09-01), Jeong et al.
patent: 2001/0033581 (2001-10-01), Kawarai et al.
patent: 2002/0048280 (2002-04-01), Lee et al.
patent: 2002/0057712 (2002-05-01), Moriwaki et al.
patent: 681385 (1995-11-01), None
patent: 967828 (1999-12-01), None
McKeown, N., “The iSLIP Scheduling Algorithm for Input-Queued Switches,” IEEE/ACM Transactions on Networking, Apr. 1999. vol. 7, iss. 2, pp. 188-201.
Motoki, A. et al., “Group-Pipeline Scheduler for Input-buffer Switch,” Joint 4th IEEE International Conference on ATM and High Speed Intelligent Internet Symposium (ICATM 2001), Apr. 2001. pp. 158-162.
Dally William J.
Meempat Gopalakrishnan
Ramamurthy Gopalakrishnan
Chin Wellington
LSI Corporation
Maiorana PC Christopher P
Mills Donald L
LandOfFree
Method and system for guaranteeing quality of service in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for guaranteeing quality of service in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for guaranteeing quality of service in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3830843