Method for manufacturing MOS transistors with high breakdown vol

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 41, 437 56, 437 59, H01L 21265

Patent

active

055232485

ABSTRACT:
A semiconductor device in which low voltage elements and high voltage elements are formed on the same substrate. To simplify the manufacturing process of semiconductor devices and to improve the punch through voltage resistance between elements, when high voltage elements and low voltage elements are formed on the same semiconductor substrate, during the process for injecting p-type impurity into semiconductor substrate in the low voltage sections, at first a mask pattern having openings above the low voltage sections and openings above the element separating areas of the high voltage sections is formed, then p-type impurity is injected into the semiconductor substrate from above the mask pattern, followed by heat-treatment of the semiconductor substrate to diffuse p-type impurity into the semiconductor substrate. Thereby, channel stop diffusion layers comprising p-type impurity layer are formed under the element separating areas formed in the high voltage sections.

REFERENCES:
patent: 5004701 (1991-04-01), Motokawa
patent: 5073510 (1991-12-01), Kwon et al.
patent: 5173438 (1992-12-01), Sandhu
patent: 5223451 (1993-06-01), Uemura et al.
patent: 5254495 (1993-10-01), Lur et al.
patent: 5268585 (1993-12-01), Yamauchi
patent: 5358890 (1994-10-01), Sivan et al.
patent: 5372951 (1994-12-01), Anjum et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for manufacturing MOS transistors with high breakdown vol does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for manufacturing MOS transistors with high breakdown vol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing MOS transistors with high breakdown vol will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-382998

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.