Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2007-06-26
2007-06-26
Parker, Kenneth (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S751000, C257S752000, C257SE21388, C438S627000, C438S645000, C438S653000, C438S927000, C438S118000, C438S622000
Reexamination Certificate
active
11121976
ABSTRACT:
In a semiconductor device, a wiring pattern groove is formed in a surface portion of a silicon oxide film provided above a semiconductor substrate. A wiring layer is buried into the wiring pattern groove with a barrier metal film interposed therebetween. The barrier metal film is selectively removed from each sidewall portion of the wiring pattern groove. In other words, the barrier metal film is left only on the bottom of the wiring pattern groove. Thus, a damascene wiring layer having a hollow section whose dielectric constant is low between each sidewall of the wiring pattern groove and each side of the wiring layer can be formed in the semiconductor device.
REFERENCES:
patent: 5677563 (1997-10-01), Cronin et al.
patent: 5963818 (1999-10-01), Kao et al.
patent: 6064107 (2000-05-01), Yeh et al.
patent: 6342447 (2002-01-01), Hoshino
patent: 6350685 (2002-02-01), Asahina et al.
patent: 6475907 (2002-11-01), Taguwa
patent: 6541864 (2003-04-01), Fukuzumi
patent: 6608356 (2003-08-01), Kohyama et al.
patent: 6906419 (2005-06-01), Nitta et al.
patent: 2001/0045661 (2001-11-01), Yang et al.
patent: 2002/0040988 (2002-04-01), Hidaka et al.
Kwonk K. Ng, Complete Guide To Semiconductor Devices, 1995, McGraw-Hill, Inc, pp. 632-633.
Miyashita et al., “A Novel Bit-Line Process Using Poly-Si Masked Dual-Damascene (PMDD) for 0.13 μm DRAMs and Beyond”, IEDH Tech. 2000, pp. 361-362, Dec. 2000.
Fukuzumi Yoshiaki
Kohyama Yusuke
Nitta Hiroyuki
Banner & Witcoff Ltd
Kabushiki Kaisha Toshiba
Nguyen Joseph
Parker Kenneth
LandOfFree
Semiconductor device having a wiring layer of damascene... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having a wiring layer of damascene..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having a wiring layer of damascene... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3823084