Electrolysis: processes – compositions used therein – and methods – Electrolytic coating – Coating selected area
Reexamination Certificate
2007-05-08
2007-05-08
King, Roy (Department: 1742)
Electrolysis: processes, compositions used therein, and methods
Electrolytic coating
Coating selected area
C205S183000, C205S186000, C205S210000
Reexamination Certificate
active
10636614
ABSTRACT:
Disclosed is a method of manufacturing an electronic device, comprising forming a concave portion on the surface of a base member, forming an electrically conductive seed layer on that surface of the base member on which a plated film is to be formed, and applying an electrolytic plating treatment with the seed layer used as a common electrode under the condition that a substance for accelerating the electrolytic plating is allowed to be present in the concave portion of the base member in an amount larger than that on the surface of the base member to form a plated film.
REFERENCES:
patent: 6024857 (2000-02-01), Reid
patent: 6176992 (2001-01-01), Talieh
patent: 6491806 (2002-12-01), Dubin et al.
patent: 6605534 (2003-08-01), Chung et al.
patent: 6946066 (2005-09-01), Basol et al.
patent: 2004/0069651 (2004-04-01), Herchen et al.
patent: 2004/0168928 (2004-09-01), Hardikar
patent: 2005/0153547 (2005-07-01), Barns
patent: 1 122 989 (2001-08-01), None
patent: 11-214838 (1999-08-01), None
patent: 2000-232078 (2000-08-01), None
patent: 2000-297395 (2000-10-01), None
patent: 2001-316866 (2001-11-01), None
patent: 2002-155390 (2002-05-01), None
patent: 2002-212779 (2002-07-01), None
patent: 2003-129273 (2003-05-01), None
patent: WO 00/26443 (2000-05-01), None
Japanese Office Action, mailed by the Japanese Patent Office on May 17, 2005, in counterpart Japanese Application No. 2003-136011.
Chinese Office Action, mailed by the Chinese Patent Office on Nov. 11, 2005, in counterpart Chinese Application No. 200410038320.2.
Japanese Office Action, mailed by the Japanese Patent Office on Feb. 14, 2006 in counterpart Japanese Application No. 2003-136011.
Mishima, K. et al., “Method and Apparatus for Plating Substrate with Copper”, U.S. Appl. No. 09/492,138, filed Jan. 27, 2000.
Mishima, K. et al., “Plating Method and Plating Apparatus”, U.S. Appl. No. 09/955,115, filed Sep. 19, 2001.
Kaneko Hisashi
Matsuda Tetsuo
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
King Roy
Leader William T.
LandOfFree
Method of manufacturing electronic device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing electronic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing electronic device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3821316