Methods for manufacturing resistors using a sacrificial layer

Details Methods for manufacturing resistors using a sacrificial layer Methods for manufacturing resistors using a sacrificial layer

2007-01-23

2007-01-23

Tugbang, A. Dexter (Department: 3729)

Metal working

Method of mechanical manufacture

Electrical device making

C029S592000, C029S592100, C029S610100, C029S619000, C029S621000, C438S124000, C438S126000, C438S127000, C438S384000

Reexamination Certificate

active

10827860

ABSTRACT:
An electrical resistor is made by providing a sacrificial layer and conductive pads disposed on a first surface of the sacrificial layer. An electrically resistive material is deposited over the pads and on the first surface of the sacrificial layer to form at least one unit including the resistive material and the pads. At least part of the sacrificial layer is then removed so as to expose one or more of the pads.

REFERENCES:
patent: 1913272 (1933-06-01), Graf
patent: 1948774 (1934-02-01), Siegel
patent: 2305977 (1942-12-01), Megow et al.
patent: 2547506 (1951-04-01), Stoffel
patent: 2698372 (1954-12-01), Patla
patent: 3601745 (1971-08-01), Helgeland
patent: 3691503 (1972-09-01), Battle et al.
patent: 3717837 (1973-02-01), Maclachlan
patent: 4146322 (1979-03-01), Shimizu et al.
patent: 4530152 (1985-07-01), Roche et al.
patent: 4566184 (1986-01-01), Higgins et al.
patent: 4890383 (1990-01-01), Lumbard et al.
patent: 4963701 (1990-10-01), Yasumoto et al.
patent: 5122860 (1992-06-01), Kikushi et al.
patent: 5148265 (1992-09-01), Khandros et al.
patent: 5148266 (1992-09-01), Khandros et al.
patent: 5157475 (1992-10-01), Yamaguchi
patent: 5157480 (1992-10-01), McShane et al.
patent: 5200362 (1993-04-01), Lin et al.
patent: 5273938 (1993-12-01), Lin et al.
patent: 5367766 (1994-11-01), Burns et al.
patent: 5418186 (1995-05-01), Park et al.
patent: 5422307 (1995-06-01), Ishii
patent: 5436203 (1995-07-01), Lin
patent: 5468999 (1995-11-01), Lin et al.
patent: 5474958 (1995-12-01), Djennas et al.
patent: 5487999 (1996-01-01), Farnworth
patent: 5557150 (1996-09-01), Veriot et al.
patent: 5608265 (1997-03-01), Kitano et al.
patent: 5661450 (1997-08-01), Davidson
patent: 5835988 (1998-11-01), Ishii
patent: 5844315 (1998-12-01), Melton et al.
patent: 5864281 (1999-01-01), Zhang et al.
patent: 5871100 (1999-02-01), Ward
patent: 5874885 (1999-02-01), Chandler et al.
patent: 5894108 (1999-04-01), Mostafazadeh et al.
patent: 5913704 (1999-06-01), Spindt et al.
patent: 5937512 (1999-08-01), Lake et al.
patent: 5945257 (1999-08-01), Doeling
patent: 5976912 (1999-11-01), Fukutomi et al.
patent: 6001671 (1999-12-01), Fjelstad
patent: 6060768 (2000-05-01), Hayashida et al.
patent: 6072239 (2000-06-01), Yoneda et al.
patent: 6093584 (2000-07-01), Fjelstad
patent: 6124781 (2000-09-01), Hogge et al.
patent: 6130601 (2000-10-01), Brown et al.
patent: 6137669 (2000-10-01), Chiang et al.
patent: 6166430 (2000-12-01), Yamaguchi
patent: 6187614 (2001-02-01), Takata et al.
patent: 6191494 (2001-02-01), Ooyama et al.
patent: 6208234 (2001-03-01), Hunt et al.
patent: 6236677 (2001-05-01), Hsieh
patent: 6294830 (2001-09-01), Fjelstad
patent: 6411192 (2002-06-01), Landis
patent: 6433666 (2002-08-01), Inoue et al.
patent: 54-71986 (1979-08-01), None
patent: 56-32736 (1981-04-01), None
patent: 59-208756 (1984-11-01), None
patent: 63-177429 (1988-07-01), None
patent: 63-177430 (1988-07-01), None
patent: 63-283136 (1988-11-01), None
patent: 1-231133 (1989-09-01), None
patent: 1-231134 (1989-09-01), None
patent: 1-297848 (1989-11-01), None
patent: 2-12931 (1990-01-01), None
patent: 2-77137 (1990-03-01), None
patent: 3-94430 (1991-04-01), None
patent: 3-94431 (1991-04-01), None
patent: 3-94459 (1991-04-01), None
patent: 3-178152 (1991-08-01), None
patent: 3-239349 (1991-10-01), None
patent: 5-129473 (1993-05-01), None
patent: 5-198607 (1993-08-01), None
patent: 10-84010 (1998-03-01), None
patent: 11-260985 (1999-09-01), None
patent: 11-260990 (1999-09-01), None
Crowley et al., “Chip-Size Packaging Developments,” TechSearch International, Inc., copyright 1995, pp. 46-51.
Okuno et al., “New Packaging of Chip on Board By Unique Printing Method,” Proceedings of 41st Electronic Components and Technology Conference, IEEE 1991, pp. 843-847.

Affiliated with

Also associated with

Rating

Methods for manufacturing resistors using a sacrificial layer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for manufacturing resistors using a sacrificial layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for manufacturing resistors using a sacrificial layer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3813626