Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2007-07-03
2007-07-03
Nguyen, Viet Q. (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C327S147000, C327S146000, C327S149000, C327S158000, C327S161000, C327S153000, C327S159000
Reexamination Certificate
active
11345552
ABSTRACT:
A clock generator for generating an output clock signal synchronized with an input clock signal having first and second adjustable delay lines. The first adjustable delay lines is adjusted following initialization of the clock generator to expedite obtaining a lock condition following the initialization. The second adjustable delay line is adjusted after synchronization is achieved with the first adjustable delay line, or when the first adjustable delay line reaches a maximum adjustable delay. The first adjustable delay line is reset when a lock condition is initially obtained, and the second adjustable delay line is adjusted to compensate for the resetting of the first adjustable delay line.
REFERENCES:
patent: 5118975 (1992-06-01), Hillis et al.
patent: 5272729 (1993-12-01), Bechade et al.
patent: 5410263 (1995-04-01), Waizman
patent: 5537068 (1996-07-01), Konno
patent: 5537069 (1996-07-01), Volk
patent: 5717652 (1998-02-01), Ooishi
patent: 5724007 (1998-03-01), Mar
patent: 5790612 (1998-08-01), Chengson et al.
patent: 5815016 (1998-09-01), Erickson
patent: 5825226 (1998-10-01), Ferraiolo et al.
patent: 5889336 (1999-03-01), Tateishi
patent: 5935257 (1999-08-01), Nishimura
patent: 5936912 (1999-08-01), Kawabata et al.
patent: 5940609 (1999-08-01), Harrison
patent: 6049239 (2000-04-01), Eto et al.
patent: 6069506 (2000-05-01), Miller, Jr. et al.
patent: 6078514 (2000-06-01), Takemae et al.
patent: 6087868 (2000-07-01), Millar
patent: 6088255 (2000-07-01), Matsuzaki et al.
patent: 6140854 (2000-10-01), Coddington et al.
patent: 6150859 (2000-11-01), Park
patent: 6172537 (2001-01-01), Kanou et al.
patent: 6173432 (2001-01-01), Harrison
patent: 6204705 (2001-03-01), Lin
patent: 6212126 (2001-04-01), Sakamoto
patent: 6285172 (2001-09-01), Torbey
patent: 6316976 (2001-11-01), Miller, Jr. et al.
patent: 6337590 (2002-01-01), Millar
patent: 6373913 (2002-04-01), Lee
patent: 6404248 (2002-06-01), Yoneda
patent: 6448820 (2002-09-01), Wang et al.
patent: 6504408 (2003-01-01), von Kaenel
patent: 6556489 (2003-04-01), Gomm et al.
patent: 6556643 (2003-04-01), Merritt
patent: 6605969 (2003-08-01), Mikhalev et al.
patent: 6628154 (2003-09-01), Fiscus
patent: 6636093 (2003-10-01), Stubbs et al.
patent: 6639958 (2003-10-01), Hohler et al.
patent: 6664830 (2003-12-01), Miller
patent: 6680874 (2004-01-01), Harrison
patent: 6724228 (2004-04-01), Kashiwazaki
patent: 6727739 (2004-04-01), Stubbs et al.
patent: 6728163 (2004-04-01), Gomm et al.
patent: 6759911 (2004-07-01), Gomm et al.
patent: 6803826 (2004-10-01), Gomm et al.
patent: 6812760 (2004-11-01), Kim et al.
patent: 6836166 (2004-12-01), Lin et al.
patent: 6895522 (2005-05-01), Johnson et al.
patent: 6919745 (2005-07-01), Lee et al.
patent: 6937076 (2005-08-01), Gomm
patent: 6975149 (2005-12-01), Mikhalev et al.
patent: 7078950 (2006-07-01), Johnson
patent: 7088156 (2006-08-01), Kim
patent: 2002/0000854 (2002-01-01), Hashimoto
patent: 2002/0000855 (2002-01-01), Lee
patent: 2002/0036527 (2002-03-01), Yoneda
patent: 2002/0043996 (2002-04-01), Iwamoto
patent: 2002/0089361 (2002-07-01), Stubbs et al.
patent: 2002/0130691 (2002-09-01), Silvestri
patent: 2003/0034815 (2003-02-01), Lin
patent: 2003/0067330 (2003-04-01), Mikhalev et al.
patent: 2003/0067332 (2003-04-01), Mikhalev et al.
patent: 2003/0080791 (2003-05-01), Fiscus
patent: 2004/0036515 (2004-02-01), Mikhalev et al.
patent: 2004/0046597 (2004-03-01), Alon et al.
patent: 2004/0140836 (2004-07-01), Miller
patent: 2004/0213051 (2004-10-01), Lin et al.
patent: 2005/0035799 (2005-02-01), Mikhalev et al.
patent: 2006/0044931 (2006-03-01), Kim
patent: 2006/0045227 (2006-03-01), Guan
patent: 1 276 240 (2002-07-01), None
Micron Technology, Inc., “DDR SDRAM Functionality and Controller Read Data Capture”, Design Line, vol. 8, Issue 3, 3Q99, 1999. 24 pages.
Dorsey & Whitney LLP
Nguyen Viet Q.
LandOfFree
Delay-locked loop having a pre-shift phase detector does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay-locked loop having a pre-shift phase detector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay-locked loop having a pre-shift phase detector will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3807619