Chip package with degassing holes

Details Chip package with degassing holes Chip package with degassing holes

2007-07-17

2007-07-17

Graybill, David E. (Department: 2822)

Metal working

Method of mechanical manufacture

Electrical device making

Reexamination Certificate

active

11000255

ABSTRACT:
A semiconductor device package includes multiple built-up layers of metal sandwiching non-conductive layers. The metal layers have grids of degassing holes arranged in rows and columns. The rows and columns are locatable via a first coordinate system. Signal traces are embedded within the non-conductive layers such that the signal traces are also sandwiched between the metal layers with degassing holes. The signal traces generally run at zero degrees, 45 degrees, and 90 degrees relative to a second coordinate system. The first coordinate system is rotated relative to the second coordinate system to lower impedance variations of different traces. Impedance variations decrease due to the decreased variation in the number of degassing holes passed over or under by a trace. The grid of degassing holes on one metal layer can be offset in two dimensions relative to the degassing holes on another layer.

REFERENCES:
patent: 3612744 (1971-10-01), Thomas
patent: 3634782 (1972-01-01), Marshall
patent: 3700825 (1972-10-01), Taplin et al.
patent: 4524239 (1985-06-01), Rouge
patent: 4560962 (1985-12-01), Barrow
patent: 4644092 (1987-02-01), Gentry
patent: 4855537 (1989-08-01), Nakai et al.
patent: 4859806 (1989-08-01), Smith
patent: 5300899 (1994-04-01), Suski
patent: 5334800 (1994-08-01), Kenney
patent: 5360949 (1994-11-01), Duxbury
patent: 5410107 (1995-04-01), Schaper
patent: 5479138 (1995-12-01), Kuroda et al.
patent: 5519176 (1996-05-01), Goodman et al.
patent: 5562498 (1996-10-01), Brandenburg et al.
patent: 5637834 (1997-06-01), La Bate et al.
patent: 5675299 (1997-10-01), Suski
patent: 5682124 (1997-10-01), Suski
patent: 5942849 (1999-08-01), Cade
patent: 6045927 (2000-04-01), Nakanishi et al.
patent: 6081035 (2000-06-01), Warner et al.
patent: 6184477 (2001-02-01), Tanahashi
patent: 6225687 (2001-05-01), Wood
patent: 6236302 (2001-05-01), Barrett et al.
patent: 6255600 (2001-07-01), Schaper
patent: 6303871 (2001-10-01), Zu et al.
patent: 6392301 (2002-05-01), Waizman et al.
patent: 6559377 (2003-05-01), Noda et al.
patent: 2001/0008313 (2001-07-01), Wood
patent: 2001/0052829 (2001-12-01), Dabral et al.
patent: 2002/0003049 (2002-01-01), Dabral et al.
patent: WO 9418812 (1994-08-01), None

Affiliated with

Also associated with

Rating

Chip package with degassing holes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip package with degassing holes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip package with degassing holes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3800826