Static information storage and retrieval – Floating gate – Multiple values
Reexamination Certificate
2007-09-18
2007-09-18
Phan, Trong (Department: 2827)
Static information storage and retrieval
Floating gate
Multiple values
C365S185160, C365S185170, C365S185290
Reexamination Certificate
active
11119376
ABSTRACT:
An array of charge-trapping multi-bit memory cells is arranged in a virtual-ground NAND architecture. The memory cells are erased by Fowler-Nordheim tunneling of electrons into the memory layers. The write operation is effected by hot hole injection. A write voltage is applied by a bitline to two NAND chains in series. The subsequent bitline on the side of the memory cell to be programmed is maintained on floating potential, whereas the bitline on the other side is set to an inhibit voltage, which is provided to inhibit a program disturb of an addressed memory cell which is not to be programmed. This virtual-ground NAND architecture of charge-trapping memory cells enables an increased storage density.
REFERENCES:
patent: 5754469 (1998-05-01), Hung et al.
patent: 5768192 (1998-06-01), Eitan
patent: 6011725 (2000-01-01), Eitan
patent: 6172912 (2001-01-01), Hirano et al.
patent: 6324099 (2001-11-01), Iijima
patent: 6353554 (2002-03-01), Banks
patent: 6373746 (2002-04-01), Takeuchi et al.
patent: 6459622 (2002-10-01), Ogura et al.
patent: 6678191 (2004-01-01), Lee et al.
patent: 6747899 (2004-06-01), Hsia et al.
patent: 7057939 (2006-06-01), Li et al.
patent: 2003/0080372 (2003-05-01), Mikolajick
patent: 2003/0148582 (2003-08-01), Willer et al.
patent: 2003/0161192 (2003-08-01), Kobayashi et al.
patent: 2003/0185055 (2003-10-01), Yeh et al.
patent: 2004/0087087 (2004-05-01), Ogura et al.
patent: 2005/0030769 (2005-02-01), Hsu et al.
patent: 2005/0104117 (2005-05-01), Mikolajick et al.
Yeh, C.C., et al., “PHINES: A Novel Low Power Program/Erase, Small Pitch, 2-Bit per Cell Flash Memory,” 2002 IEEE, 4 pages.
Willer, J., et al., “110nm NROM Technology for Code and Data Flash Products,” 2004 IEEE, Symposium on VLSI Technology Digest of Technical Papers, pp. 76-77.
Liaw Corvin
Mikolajick Thomas
Willer Josef
Infineon - Technologies AG
Phan Trong
Slater & Matsil L.L.P.
LandOfFree
Multi-bit virtual-ground NAND memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-bit virtual-ground NAND memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-bit virtual-ground NAND memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3782456