Systems and methods for programming floating-gate transistors

Details Systems and methods for programming floating-gate transistors Systems and methods for programming floating-gate transistors

2007-09-11

2007-09-11

Nguyen, Tan T. (Department: 2827)

Static information storage and retrieval

Read only systems

Resistive

C365S185050, C365S185230

Reexamination Certificate

active

11382640

ABSTRACT:
A floating-gate transistor array and method for programming the same. The floating-gate transistor array includes a plurality of transistors having a source, drain, and floating-gate, whereby the plurality of transistors is arranged into multiple rows and columns. Each row of transistors includes a row programming switch having an output connected to each floating-gate within the row, while each column of transistors includes a column programming switch having an output connected to each drain within the column. The source of each transistor is coupled with a source line corresponding to the specific row of the transistor. The row and column programming switches are utilized to select and program a desired floating-gate transistor. In an indirect programming method, two transistors share a floating gate, such that programming a programmer transistor modifies the current of an agent transistor, which is attached to the circuit, thereby permitting run-time programming.

REFERENCES:
patent: 4486769 (1984-12-01), Simko
patent: 5172196 (1992-12-01), Matsukawa et al.
patent: 6064595 (2000-05-01), Logie et al.
patent: 6295226 (2001-09-01), Yang
patent: 6300662 (2001-10-01), Doyle et al.
patent: 1 096 502 (2001-05-01), None

Affiliated with

Also associated with

Rating

Systems and methods for programming floating-gate transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for programming floating-gate transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for programming floating-gate transistors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3767560