Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2007-04-17
2007-04-17
Dinh, Son (Department: 2824)
Static information storage and retrieval
Interconnection arrangements
C365S189050, C365S194000
Reexamination Certificate
active
10329631
ABSTRACT:
A semiconductor memory device includes a repeater located at a global input/output (GIO) line. The repeater buffers and transmits data between a data pad and a plurality of banks. The semiconductor memory device also includes a repeater control unit adapted to control the operation of the repeater in response to a read/write command associated with one of the plurality of banks. When a read or write operation is performed for the banks located farthest from the data pads, the repeater on the GIO line buffers the GIO signal, and thereby reduces the load of the GIO line, decreases the delay of the GIO signal, and improves the slope of the GIO signal. As a result, the semiconductor memory device is useful during high speed operations.
REFERENCES:
patent: 6134179 (2000-10-01), Ooishi
patent: 6292427 (2001-09-01), Roy
Dinh Son
Marshall & Gerstein & Borun LLP
LandOfFree
Semiconductor memory device having repeaters located at the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having repeaters located at the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having repeaters located at the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3763279