Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-04-03
2007-04-03
Phung, Anh (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185280, C365S185290
Reexamination Certificate
active
11162365
ABSTRACT:
A method of operating a P-channel memory is described. The P-channel memory includes a substrate, a gate formed over the substrate, a charge trapping structure disposed between the substrate and the gate, and the first and second sources/drains formed in the substrate adjacent to two sides of the charge trapping structure. An erasing operation is performed by applying a first voltage to the second source/drain, applying a second voltage to the first source/drain, applying a third voltage to the gate, and applying a forth voltage to the substrate. Hot holes are injected in the charge trapping structure to erase the P-channel memory by the tertiary hot hole mechanism. The absolute value of the voltage differential between the third and the forth voltages is equal to, or less than 6V, and the second voltage is smaller than the third voltage.
REFERENCES:
patent: 6288943 (2001-09-01), Chi
patent: 6671209 (2003-12-01), Lin et al.
patent: 6720614 (2004-04-01), Lin et al.
patent: 6801456 (2004-10-01), Hsu et al.
patent: 7054196 (2006-05-01), Chen et al.
Article titled “Hot Hole Gate Current in Surface Channel PMOSFETs” jointly offered by Driussi et al., IEEE Electron Device Letters,vol. 22, No. 1, pp. 29-31, Jan. 2001.
Jiang Chyun IP Office
Phung Anh
Powerchip Semiconductor Corp.
LandOfFree
Method of operating p-channel memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of operating p-channel memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of operating p-channel memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3762217