Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2007-01-02
2007-01-02
Nguyen, Viet Q. (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S233100, C365S193000, C365S189011, C711S167000
Reexamination Certificate
active
11299758
ABSTRACT:
A semiconductor memory device comprises a memory cell array and a control circuit. The memory cell array has a plurality of memory cells arranged in rows and columns. The memory cells store data and are selected according to address signals. The control circuit is configured to receive a clock signal and a first control signal, and output a plurality of data in response to the clock signal after the first control signal is asserted. After the first control signal is asserted, an internal signal which responds to the clock signal transits N times (N is a positive integer and greater than or equal to 2), then output of the data is started. At least one of the data is output at the transition after the output begins.
REFERENCES:
patent: 4330852 (1982-05-01), Redwine et al.
patent: 4819213 (1989-04-01), Yamaguchi et al.
patent: 4849937 (1989-07-01), Yoshimoto
patent: 5036494 (1991-07-01), Wise et al.
patent: 5054000 (1991-10-01), Miyaji
patent: 5058074 (1991-10-01), Sakamoto
patent: 5084841 (1992-01-01), Williams
patent: 5103466 (1992-04-01), Bazes
patent: 5121346 (1992-06-01), McClure
patent: 5179670 (1993-01-01), Farmwald et al.
patent: 5206817 (1993-04-01), McClure
patent: 5235545 (1993-08-01), McLaury
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5260905 (1993-11-01), Mori
patent: 5268865 (1993-12-01), Takasugi
patent: 5295115 (1994-03-01), Furuya et al.
patent: 5305277 (1994-04-01), Derwin et al.
patent: 5313437 (1994-05-01), Toda
patent: 5341341 (1994-08-01), Fukuzo
patent: 5341487 (1994-08-01), Derwin et al.
patent: 5416749 (1995-05-01), Lai
patent: 5587963 (1996-12-01), Toda et al.
patent: 5708611 (1998-01-01), Iwamoto et al.
patent: 5737637 (1998-04-01), Toda et al.
patent: 5740122 (1998-04-01), Toda et al.
patent: 5751655 (1998-05-01), Yamazaki et al.
patent: 5784331 (1998-07-01), Lysinger
patent: 5796669 (1998-08-01), Araki et al.
patent: 5798979 (1998-08-01), Toda et al.
patent: 5809552 (1998-09-01), Kuroiwa et al.
patent: 5815462 (1998-09-01), Konishi et al.
patent: 5835448 (1998-11-01), Ohtani et al.
patent: 5875486 (1999-02-01), Toda et al.
patent: 5915105 (1999-06-01), Farmwald et al.
patent: 5926436 (1999-07-01), Toda et al.
patent: 5953263 (1999-09-01), Farmwald et al.
patent: 5954804 (1999-09-01), Farmwald et al.
patent: 5959930 (1999-09-01), Sakurai
patent: 5986969 (1999-11-01), Holder, Jr.
patent: 5995442 (1999-11-01), Toda et al.
patent: 5995443 (1999-11-01), Farmwald et al.
patent: 5999481 (1999-12-01), Cowless et al.
patent: 6026041 (2000-02-01), Suzuki et al.
patent: 6034918 (2000-03-01), Farmwald et al.
patent: 6038166 (2000-03-01), Wong
patent: 6038195 (2000-03-01), Farmwald et al.
patent: 6049502 (2000-04-01), Cowles et al.
patent: 6119200 (2000-09-01), George
patent: 6141280 (2000-10-01), Cho
patent: 6141290 (2000-10-01), Cowless et al.
patent: 6151236 (2000-11-01), Bondurant et al.
patent: 6229749 (2001-05-01), Cowless et al.
patent: 6246614 (2001-06-01), Ooishi
patent: 6249481 (2001-06-01), Toda et al.
patent: 6317382 (2001-11-01), Toda et al.
patent: 6373785 (2002-04-01), Toda et al.
patent: 6535456 (2003-03-01), Toda et al.
patent: 7061827 (2006-06-01), Toda et al.
patent: 0 211 565 (1987-02-01), None
patent: 0 260 897 (1988-03-01), None
patent: 0 284 985 (1988-10-01), None
patent: 0 315 194 (1989-05-01), None
patent: 2-250132 (1990-10-01), None
patent: 05-02873 (1993-01-01), None
patent: 62-223891 (1997-10-01), None
Ohno, “Self-Timed RAM: STRAM”Fujitsu Sci. Tech,. J., vol. 24:293-300, (1988).
Dunn et al., “Single Counter Controlled Buffer”,IBM Technical Disclosure Bulletin, vol. 20:1702-1703, (1977).
Saito Shozo
Toda Haruki
Tokushige Kaoru
Kabushiki Kaisha Toshiba
Nguyen Viet Q.
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3749795