Pipelined converter systems with enhanced accuracy

Details Pipelined converter systems with enhanced accuracy Pipelined converter systems with enhanced accuracy

2007-09-18

2007-09-18

Young, Brian (Department: 2819)

Coded data generation or conversion

Converter compensation

C341S155000

Reexamination Certificate

active

11473650

ABSTRACT:
Converter system embodiments are formed with signal-processing stages which include successive signal converters and a preceding signal sampler wherein all but a last one of the stages provides an output signal to a succeeding one of the stages and all of said signal converters generate a corresponding digital code. The system embodiments generally address a selected one of the stages and include controllers which are configured to process, at a process rate less than the system's sample rate, a digital error signal and the back-end digital code of back-end ones of signal converters that succeed the selected stage to thereby adjust at least one of the back-end digital code and a control voltage in the selected stage to enhance the accuracy of the system digital code. Once the processes of these embodiments have been applied to the selected stage, they may be successively applied to preceding stages. System embodiments are also directed to nonlinear amplifier gain by including approximations (e.g., piece-wise and polynomial approximations) of amplifier gain so that they are better directed to an amplifier gain that is appropriate for the signal that is being processed through the amplifier.

REFERENCES:
patent: 6184809 (2001-02-01), Yu
patent: 6369744 (2002-04-01), Chuang
patent: 6441769 (2002-08-01), Nagaraj
patent: 6501400 (2002-12-01), Ali
patent: 6563445 (2003-05-01), Sabouri
patent: 6686864 (2004-02-01), Moreland
patent: 6756929 (2004-06-01), Ali
patent: 6784814 (2004-08-01), Nair et al.
patent: 7009548 (2006-03-01), Chiang et al.
patent: 7187318 (2007-03-01), Lee et al.
E. J. Siragusa, et al., “Gain error correction technique for pipelined analogue-to-digital converters”, Electronics Letters, 36, pp. 617-618, Feb. 7, 2000.
S. H. Lewis, et al., “A 10-b 20 Msample/s analog-to-digital converter”, IEEE J. Solid-State Circuits, 27, pp. 351-358, Mar. 1992.
J. Ming and S.H. Lewis, “An 8b 80Msample/s pipelined ADC with background calibration”, IEEE ISSCC, Oct. 2000, 3 pagess.
Ali, A. M. A. et al., “Correction of Operational Amplifier Gain Error in Pipelined ADCs” IEEE International Symposium on—Systems, ISCAS, Oct. 2001, pp. 568-571.
Ali, A. M. A. et al., “Background Calibration of Operational Amplifier Gain Error in Pipelined ADCs”, IEEE Transaction on Circuits and Systems II, Sep. 2003, pp. 631-634.
H.-S. Lee, “A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC”, IEEE J. Solid-State Circuits, pp. 509-515, Apr. 1994.

Affiliated with

Also associated with

Rating

Pipelined converter systems with enhanced accuracy does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipelined converter systems with enhanced accuracy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined converter systems with enhanced accuracy will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3743446