Data processing: structural design – modeling – simulation – and em – Emulation
Reexamination Certificate
2007-09-25
2007-09-25
Knight, Anthony (Department: 2121)
Data processing: structural design, modeling, simulation, and em
Emulation
C703S027000, C703S026000, C718S001000, C718S102000, C712S209000
Reexamination Certificate
active
09906392
ABSTRACT:
In an emulated computing environment, a method is provided for logically decoupling the host operating system from the processor of the computer system with respect to certain processor settings of the processor. A hypervisor of the emulation program replaces some of the processor settings of the processor with processor settings associated with software routines or data structures provided by the guest operating system. The replaced processor settings are written to memory. During this period, when the processor calls a software routine or accesses a data structure associated with the replaced processor setting, the processor will call or access a software routine or access a data structure associated with the guest operating system, bypassing the host operating system and communicating directly with the guest operating system. When the host operating system is to be recoupled to the processor, the processor settings that have been saved to memory are rewritten to the appropriate registers of the processor. During the period that the hypervisor is coupled to the processor, the page table of the hypervisor is established such that it largely mirrors the page table of the guest operating system. If a change to the page table of the guest operating system causes a conflict between the page table of the guest operating system and the page table of the hypervisor, the page table of the hypervisor is reallocated in a manner that is transparent to the guest operating system.
REFERENCES:
patent: 4779188 (1988-10-01), Gum et al.
patent: 4843541 (1989-06-01), Bean et al.
patent: 4875186 (1989-10-01), Blume, Jr.
patent: 5063499 (1991-11-01), Garber
patent: 5278973 (1994-01-01), O'Brien et al.
patent: 5301277 (1994-04-01), Kanai
patent: 5367628 (1994-11-01), Ote et al.
patent: 5406644 (1995-04-01), MacGregor
patent: 5448264 (1995-09-01), Pinedo et al.
patent: 5452456 (1995-09-01), Mourey et al.
patent: 5502809 (1996-03-01), Takano
patent: 5640562 (1997-06-01), Wold et al.
patent: 5666521 (1997-09-01), Marisetty
patent: 5742797 (1998-04-01), Celi, Jr. et al.
patent: 5752275 (1998-05-01), Hammond
patent: 5757386 (1998-05-01), Celi, Jr. et al.
patent: 5790825 (1998-08-01), Traut
patent: 5815686 (1998-09-01), Earl et al.
patent: 5831607 (1998-11-01), Brooks
patent: 5860147 (1999-01-01), Gochman et al.
patent: 5940872 (1999-08-01), Hammond et al.
patent: 6014170 (2000-01-01), Pont et al.
patent: 6026476 (2000-02-01), Rosen
patent: 6067618 (2000-05-01), Weber
patent: 6075938 (2000-06-01), Bugnion et al.
patent: 6199176 (2001-03-01), Greenstein et al.
patent: 6496847 (2002-12-01), Bugnion et al.
patent: 6651132 (2003-11-01), Traut
patent: 6668287 (2003-12-01), Boyle et al.
patent: 6681238 (2004-01-01), Brice et al.
patent: 42 17 444 (1992-12-01), None
patent: 0 524 773 (1992-07-01), None
patent: 0 645 701 (1994-09-01), None
patent: 2 587 519 (1987-12-01), None
patent: WO98/57262 (1998-12-01), None
Mitchem et al., “Using Kerna Hypervisors to Secure Applications” IEEE 1997, pp. 175-181.
Bressoud-T.C. “Hypervisor-Based Fault-Tolerance” ACM, vol. 14, No. 1, Feb. 1996, pp. 90-107.
Bershad et al., “Avoiding Conflict Misses Dynamically in Large Direct-Mapped Caches” 1994 ACM pp. 158-170.
Young-C.J., “Extended Architecture and Hypervisor Performance” 1973. IBM pp. 177-183.
PCT International Search Report in International Application No. PCT/US 01/22276, International filing date Jul. 16, 2001, mail date Jul. 3, 2002.
Traut E, “Building the Virtual PC,”Byte, McGraw-Hill Inc., vol. 22, No. 11, pp. 51-52, Nov. 1, 1997.
“Intel386 DX Microprocessor,”Intel, pp. 32-58, Dec. 31, 1995.
“MacIntosh and Technology: Changing Chips in the Middle of the Stream, or Apple Takes a Risc,” URL:www.btech.co/changingchips.html, paragraphs ′0006!-′0007!, retrieved Dec. 10, 2001.
“M68040 User's Manual,” Motorola, Inc., Chapter 3, copyright 1990, revised 1992, 1993.
Osisek DL et al., “ESA/390 Interpretive-Execution Architecture, Foundation for VM/ESA,”IBM Systems Journal, vol. 30, No. 1, pp. 34-51, 1991.
Shang Rong Tsai et al., On the Architectural Support for Logical Machine Systems,Microprocessing and Microprogramming, vol. 22, No. 2, pp. 81-96, Feb. 1988.
U.S. Appl. No. 09/617,669, “System and Method for Displaying Current Images of Virtual Machine Environments”, Traut, et al., filed Jul. 17, 2000.
U.S. Appl. No. 09/617,624, “System and Method for Emulating the Operation of a Video Graphics Adapter”, Carroll, et al., filed Jul. 17, 2000.
U.S. Appl. No. 09/809,731, “Method for Hybrid Processing of Software Instructions of an Emulated Computer System”, Giles et al., filed Mar. 15, 2001.
“Processor Instruction Sets,” The PC Guide, version date Dec. 18, 2000, http://www.pcguide.com/ref/cpu/arch/int/inst-c.html.
“M68060 User's Manual,” Motorola, 1994, pp. i-xviii; Section 4, Memory Management Unit, pp. 4-1 to 4-30, http://e-www.motorola.com/brdata/PDFDB/MICROPROCESSORS/32—BIT/68K-COLDFIRE/M680X0/MC68060UM.pdf.
“MPC750, RISC Microprocessor User's Manual,” Motorola, Aug. 1997, Contents, pp. iii-xvi; Chapter 5, Memory Management, pp. 5-1 to 5-34; Glossary, pp. Glossary-1 to Glossary-13, http://e-www.motorola.com/brdata/PDFDB/MICROPROCESSORS/32—BIT/POWERPC/MPC7XX/MPC750UM.pdf.
PCT International Search Report in International Application No. PCT/US 01/22277, International filing date Jul. 16, 2001, mail date Feb. 7, 2002.
Knight Anthony
Microsoft Corporation
Stevens Thomas H.
Woodcock & Washburn LLP
LandOfFree
System and method for the logical substitution of processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for the logical substitution of processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for the logical substitution of processor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3739200