Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular power supply distribution means
Reexamination Certificate
2007-05-01
2007-05-01
Menz, Doug (Department: 2891)
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular power supply distribution means
C257S208000, C257S211000
Reexamination Certificate
active
11158379
ABSTRACT:
A method and apparatus for providing a meshed power and signal bus system on an array type integrated circuit that minimizes the size of the circuit. In a departure from the art, through-holes for the mesh system are placed in the cell array, as well as the peripheral circuits. The power and signal buses of the mesh system run in both vertical and horizontal directions across the array such that all the vertical buses lie in one metal layer, and all the horizontal buses lie in another metal layer. The buses of one layer are connected to the appropriate bus(es) of the other layer using through-holes located in the array. Once connected, the buses extend to the appropriate sense amplifier drivers. The method and apparatus are facilitated by an improved subdecoder circuit implementing a hierarchical word line structure.
REFERENCES:
patent: 4673966 (1987-06-01), Shimoyama
patent: 4975874 (1990-12-01), Childers et al.
patent: 5040144 (1991-08-01), Pelley et al.
patent: 5119169 (1992-06-01), Kozono et al.
patent: 5222038 (1993-06-01), Tsychida et al.
patent: 5341326 (1994-08-01), Takase et al.
patent: 5369612 (1994-11-01), Furuyama
patent: 5375095 (1994-12-01), Yamada et al.
patent: 5388068 (1995-02-01), Ghoshal et al.
patent: 5391900 (1995-02-01), Onodera et al.
patent: 5463577 (1995-10-01), Oowaki et al.
patent: 5559350 (1996-09-01), Ozaki et al.
patent: 5650972 (1997-07-01), Tomishima et al.
patent: 0239913 (1987-07-01), None
patent: 0281868 (1998-09-01), None
Noda, K., et al., “A Boosted Dual Word-Line Decoding Scheme for 256Mb DRAMs”, IEEE Symposium on VLSI Circuits Digest of Technical Papers, 1992, pp. 112-113.
Sugibayashi, Tadahiko, et al., “A 30-ns 256Mb DRAM with a Multidivided Array Structure”, IEEE Journal of Solid State Circuits, vol. 28, No. 11, Nov. 1993, pp. 1092-1098.
Yamada, Toshio, et al., “A 64-Mb DRAM with Meshed Power Line”, IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, pp. 1506-1510.
Akiba Takesada
Herndon Troy H.
Kitsukawa Goro
Koelling Jeffrey E.
McKee William R.
Haynes and Boone LLP
Hitachi , Ltd.
Menz Doug
Texas Instruments Incorporated
LandOfFree
System with meshed power and signal buses on cell array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System with meshed power and signal buses on cell array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System with meshed power and signal buses on cell array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3732536