Configurable co-processor interface

Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C712S234000

Reexamination Certificate

active

11380925

ABSTRACT:
A configurable coprocessor interface between a central processing unit (CPU) and a coprocessor is provided. The coprocessor interface has an instruction transfer signal group for transferring different instruction types from the CPU to the coprocessor, sequentially or in parallel, a busy signal group, for allowing the coprocessor to signal the CPU that it cannot receive a transfer of one or more of the different instruction types, and an instruction order signal group for indicating to the coprocessor a relative execution order for multiple instructions that are transferred in parallel. In addition, the coprocessor interface includes separate data transfer signal groups for data being transferred from the CPU to the coprocessor, and for data being transferred from the coprocessor to the CPU, along with a data order signal group for indicating a relative order of data (if transferred out-of-order). The interface further includes signal designations which allow for multiple issue groups between the CPU and one or more coprocessors.

REFERENCES:
patent: 3473154 (1969-10-01), Couleur et al.
patent: 3585599 (1971-06-01), Hitt et al.
patent: 3611300 (1971-10-01), Aldrich et al.
patent: 3681534 (1972-08-01), Burian et al.
patent: 3702989 (1972-11-01), Provenzano, Jr. et al.
patent: 3704363 (1972-11-01), Salmassy et al.
patent: 3707725 (1972-12-01), Dellheim
patent: 3771131 (1973-11-01), Ling
patent: 3794831 (1974-02-01), Frankeny et al.
patent: 3805038 (1974-04-01), Buedel et al.
patent: 3906454 (1975-09-01), Martin
patent: 4205370 (1980-05-01), Hirtle
patent: 4293925 (1981-10-01), Haag et al.
patent: 4423508 (1983-12-01), Shiozaki et al.
patent: 4462077 (1984-07-01), York
patent: 4503495 (1985-03-01), Boudreau
patent: 4511960 (1985-04-01), Boudreau
patent: 4539682 (1985-09-01), Herman et al.
patent: 4553223 (1985-11-01), Bouhelier et al.
patent: 4554661 (1985-11-01), Bannister
patent: 4590550 (1986-05-01), Eilert et al.
patent: 4742466 (1988-05-01), Ochiai et al.
patent: 4783762 (1988-11-01), Inoue et al.
patent: 4835675 (1989-05-01), Kawai
patent: 4894768 (1990-01-01), Iwasaki et al.
patent: 4897779 (1990-01-01), Dickson et al.
patent: 4991080 (1991-02-01), Emma et al.
patent: 5058114 (1991-10-01), Kuboki et al.
patent: 5062041 (1991-10-01), Zuk
patent: 5084814 (1992-01-01), Vaglica et al.
patent: 5150470 (1992-09-01), Hicks et al.
patent: 5274811 (1993-12-01), Borg et al.
patent: 5289587 (1994-02-01), Razban
patent: 5386503 (1995-01-01), Staggs et al.
patent: 5404470 (1995-04-01), Miyake
patent: 5404560 (1995-04-01), Lee et al.
patent: 5434622 (1995-07-01), Lim
patent: 5471594 (1995-11-01), Stone
patent: 5473754 (1995-12-01), Folwell et al.
patent: 5491793 (1996-02-01), Somasundaram et al.
patent: 5533193 (1996-07-01), Roscoe
patent: 5581691 (1996-12-01), Hsu et al.
patent: 5598421 (1997-01-01), Tran et al.
patent: 5621886 (1997-04-01), Alpert et al.
patent: 5625785 (1997-04-01), Miura et al.
patent: 5642478 (1997-06-01), Chen et al.
patent: 5642479 (1997-06-01), Flynn
patent: 5689636 (1997-11-01), Kleber et al.
patent: 5689694 (1997-11-01), Funyu
patent: 5699529 (1997-12-01), Powell et al.
patent: 5715435 (1998-02-01), Ikei
patent: 5724505 (1998-03-01), Argade et al.
patent: 5748904 (1998-05-01), Huang et al.
patent: 5751942 (1998-05-01), Christensen et al.
patent: 5751996 (1998-05-01), Glew et al.
patent: 5752013 (1998-05-01), Christensen et al.
patent: 5764885 (1998-06-01), Sites et al.
patent: 5790561 (1998-08-01), Borden et al.
patent: 5802272 (1998-09-01), Sites et al.
patent: 5812868 (1998-09-01), Moyer et al.
patent: 5832515 (1998-11-01), Ledain et al.
patent: 5848264 (1998-12-01), Baird et al.
patent: 5878208 (1999-03-01), Levine et al.
patent: 5923893 (1999-07-01), Moyer et al.
patent: 5944841 (1999-08-01), Christie
patent: 5946486 (1999-08-01), Pekowski
patent: 5956479 (1999-09-01), McInerney et al.
patent: 5970246 (1999-10-01), Moughani et al.
patent: 5978937 (1999-11-01), Miyamori et al.
patent: 5983338 (1999-11-01), Moyer et al.
patent: 5996092 (1999-11-01), Augsburg et al.
patent: 6009270 (1999-12-01), Mann
patent: 6012085 (2000-01-01), Yohe et al.
patent: 6032268 (2000-02-01), Swoboda et al.
patent: 6061473 (2000-05-01), Chen et al.
patent: 6094729 (2000-07-01), Mann
patent: 6106573 (2000-08-01), Mahalingaiah et al.
patent: 6145123 (2000-11-01), Torrey et al.
patent: 6157977 (2000-12-01), Sherlock et al.
patent: 6192491 (2001-02-01), Cashman et al.
patent: 6205506 (2001-03-01), Richardson
patent: 6256777 (2001-07-01), Ackerman
patent: 6282701 (2001-08-01), Wygodny et al.
patent: 6314530 (2001-11-01), Mann
patent: 6338159 (2002-01-01), Alexander, III et al.
patent: 6343358 (2002-01-01), Jaggar et al.
patent: 6353924 (2002-03-01), Ayers et al.
patent: 6457144 (2002-09-01), Eberhard
patent: 6467083 (2002-10-01), Yamashita
patent: 6480952 (2002-11-01), Gorishek et al.
patent: 6487715 (2002-11-01), Chamdani et al.
patent: 6505290 (2003-01-01), Moyer et al.
patent: 6516408 (2003-02-01), Abiko et al.
patent: 6530076 (2003-03-01), Ryan et al.
patent: 6559850 (2003-05-01), Strongin et al.
patent: 6615370 (2003-09-01), Edwards et al.
patent: 6615371 (2003-09-01), McCullough et al.
patent: 6622225 (2003-09-01), Kessler et al.
patent: 6658649 (2003-12-01), Bates et al.
patent: 6671793 (2003-12-01), Swaney et al.
patent: 6684348 (2004-01-01), Edwards et al.
patent: 6687865 (2004-02-01), Dervisoglu et al.
patent: 6754804 (2004-06-01), Hudepohl et al.
patent: 2001/0032305 (2001-10-01), Barry
patent: 2001/0054175 (2001-12-01), Watanabe
patent: 2002/0046393 (2002-04-01), Leino et al.
patent: 2002/0147965 (2002-10-01), Swaine et al.
patent: 2005/0038975 (2005-02-01), Hudepohl et al.
patent: 2329048 (1999-03-01), None
patent: 2329049 (1999-03-01), None
MIPS64 5Kc™ Processor Core Software User's Manual. Revision 2.2 Aug. 11, 2000. Document No. MD00055.
MIPS Technologies, Inc. MIPS64 5Kc™ Processor Core User's Manual. Rev. 1.0.1. Dec. 14, 1999. p. 247-276. MIPS Technologies, Inc. Mountain View, CA, USA.
Jones, Darren, “Opal Coprocessor Interface User's Manual,” Aug. 20, 1999, MIPS Technologies, Inc., Mountain View, CA, USA.
Jones, Darren, “Opal Coprocessor Interface,” Jun. 4, 1999, MIPS Technologies, Inc., Mountain View, CA, USA pp. 1-18.
Computer Architecture—A Quantitative Approach, 2nd Edition, John L. Hennessy and David A. Patterson, Morgan Kaufmann Publishers, 1996; pp. 278 and 282-284.
Structured Computer Organization, 2ndEdition, Andrew S. Tanenbaum, Prentice-Hall, Inc., 1984; pp. 10-12.
Motorola, Inc. “MC68020 and MC68EC020 Microprocessors User's Manual, 1st Edition,” 1992, pp. 7-10 to 7-14.
Brub, Rolf-Jurgen,RISC, The MIPS-R3000 Family. Berlin and Munich: Siemens Aktiengesselschaft., 1991. pp. 51-65.
Riordan, Tom.MIPS R3010 Floating-point Coprocessor Interface. MIPS Computer Systems, Inc. Oct. 27, 1988.
LR3010 and LR3010A, MIPS Floating-Point Accelerator User's Manual. LSI Logic Corporation. 1991.
LR3000 and LR3000A, MIPS RISC Microprocessor User's Manual. LSI Logic Corporation. 1991. pp. i to 1-16 and 9-1 to 9-10.
R3000A Processor Interface. Preliminary. Mar. 9, 1990.
MIPS Technologies, Inc.MIPS64 5Kc Processor Core Datasheet. Rev. 1.7.4. Dec. 14, 1999. Mountain View, CA.
Faloutsos, Christos et al., “Description and Performance Analysis of Signature File Methods for Office Filing.” ACM Transactions on Office Information Systems. Jul. 1987. pp. 237-257.
Embedded Trace Macrocell (Rev 1) Specification, (2000).
Eggers et al. “The Effect of Sharing on the Cache and Bus Performance of Parallel Programs.” ACM, pp. 257-270, 1989.
Peir et al. “Improving Cache Performance with Balanced Tag and Data Paths.” ACM ASPLOS VII, pp. 268-278. 1996.
Panda et al. “Data and Memory Optimization Techniques for Embedded Systems.” ACM TDAES, vol. 6, No. 2, pp. 149-206. Apr. 2001.
Embedded Trace Macrocell Specification, Rev. 0/0a, ARM IHI 0014C, ARM Ltd. (1999).
Eggers, Susan J. et al. “Techniques for Efficient Inline Tracing on a Shared-Memory Multiprocessor.” Universit

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Configurable co-processor interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Configurable co-processor interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable co-processor interface will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3725993

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.