System and method for adjusting dither in a delta sigma...

Details System and method for adjusting dither in a delta sigma... System and method for adjusting dither in a delta sigma...

2007-05-29

2007-05-29

Young, Brian (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Increasing converter resolution

C341S143000

Reexamination Certificate

active

11242110

ABSTRACT:
A delta sigma modulator is provided. The delta sigma modulator comprises quantitizer circuitry configured to generate a digital signal using a first analog signal and dither control circuitry configured to use the digital signal to adjust an amount of dither applied to the first analog signal.

REFERENCES:
patent: 5055846 (1991-10-01), Welland
patent: 5835038 (1998-11-01), Nakao et al.
patent: 6061009 (2000-05-01), Krone et al.
patent: 6064326 (2000-05-01), Krone et al.
patent: 6351229 (2002-02-01), Wang
patent: 6408034 (2002-06-01), Krone et al.
patent: 6661360 (2003-12-01), Lambert
patent: 2005/0112811 (2005-05-01), Hsu et al.
patent: 0308982 (1989-03-01), None
patent: 1335543 (2003-08-01), None
International Search Report and Written Opinion mailed Nov. 28, 2006, PCT/US2006/036609 (11 pgs).
Chris Binan Wang et al “A 113-DB DSD Audio ADC Using a Density -Modulated Dithering Scheme” IEEE Journal of Solid-State circuits, IEEE Service Center, Piscataway, NJ vol. 38, No. 1, Jan. 2003 pp. 114-119, XP001223265.

Affiliated with

Also associated with

Rating

System and method for adjusting dither in a delta sigma... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for adjusting dither in a delta sigma..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for adjusting dither in a delta sigma... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3721859