Computer graphics processing and selective visual display system – Display driving control circuitry
Reexamination Certificate
2007-03-20
2007-03-20
Nguyen, Jimmy H. (Department: 2629)
Computer graphics processing and selective visual display system
Display driving control circuitry
C345S212000, C345S213000, C348S537000
Reexamination Certificate
active
10708046
ABSTRACT:
A method for setting a pixel clock of a display driving circuit. The display driving circuit has a basic input/output system (BIOS) for controlling a clock generator to output the pixel clock. The method includes reading a predetermined pixel clock according to a display mode setting, utilizing a plurality of scaling factors to respectively adjust a reference clock for generating a plurality of calculation results, utilizing a plurality of coefficients R to respectively right-shift R bits of the calculation results for generating a plurality of quotients, comparing a plurality of differences between the quotients and the predetermined pixel clock for obtaining an optimum quotient, and controlling the clock generator to output an actual pixel clock according to the scaling factor and the coefficient R related to the optimum quotient.
REFERENCES:
patent: 6078317 (2000-06-01), Sawada
patent: 6633288 (2003-10-01), Agarwal et al.
patent: 2003/0011588 (2003-01-01), Kim
Nguyen Jimmy H.
VIA Technologies Inc.
LandOfFree
Method for setting a pixel clock of a display driving circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for setting a pixel clock of a display driving circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for setting a pixel clock of a display driving circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3721170