Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Reexamination Certificate
2006-08-29
2006-08-29
Nguyen, Linh My (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
C327S158000
Reexamination Certificate
active
07098714
ABSTRACT:
A system and method to establish the lock point of a digital synchronous circuit (e.g., a DLL) at the center of or close to the center of its delay line is disclosed. The synchronous circuit is configured to selectively use either a reference clock or its inverted version as the clock signal input to the delay line based on a relationship among the phases of the reference clock, the inverted reference clock, and a feedback clock (generated at the output of the delay line). A delayed version of the feedback clock may be used during determination of the phase relationship. The selective use of the opposite phase of the reference clock for the input of the delay line results in centralization of the lock point for most cases as well as improvement in the tuning range and the time to establish the initial lock, without requiring an additional delay line.
REFERENCES:
patent: 5771264 (1998-06-01), Lane
patent: 5940608 (1999-08-01), Manning
patent: 6018259 (2000-01-01), Lee
patent: 6069506 (2000-05-01), Miller, Jr. et al.
patent: 6128248 (2000-10-01), Idei et al.
patent: 6140854 (2000-10-01), Coddington et al.
patent: 6166990 (2000-12-01), Ooishi et al.
patent: 6205086 (2001-03-01), Hanzawa et al.
patent: 6373913 (2002-04-01), Lee
patent: 6417715 (2002-07-01), Hamamoto et al.
patent: 6653875 (2003-11-01), Partsch et al.
patent: 6677791 (2004-01-01), Okuda et al.
U.S. Appl. No. 10/932,942, filed Sep. 2, 2004, Feng Lin, System and Method to Improve the Efficiency of Synchronous Mirror Delays and Delay Locked Loops.
U.S. Appl. No. 10/932,952, filed Sep. 2, 2004, Feng Lin, System and Method to Improve the Efficiency of Synchronous Mirror Delays and Delay Locked Loops.
Micro)n Technology, Inc.
Nguyen Linh My
Pencoske Edward L.
LandOfFree
Centralizing the lock point of a synchronous circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Centralizing the lock point of a synchronous circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Centralizing the lock point of a synchronous circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3717321