Semiconductor substrate-based interconnection assembly for...

Details Semiconductor substrate-based interconnection assembly for... Semiconductor substrate-based interconnection assembly for...

2006-10-24

2006-10-24

Pham, Thanhha S. (Department: 2813)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified configuration

C257S758000, C257S760000, C257S762000

Reexamination Certificate

active

07126224

ABSTRACT:
The present invention relates to a method of forming interconnections for a temporary package, wherein the interconnections are capable of receiving solder balls on a die, partial wafer or wafer under test for testing and burn-in. The interconnections are formed in recesses sized and shaped to receive and contain approximately 10% to 50%, and preferably about 30%, of the total height of each solder ball within its associated interconnection. Such a design compensates for under-sized or misshapen solder balls on the die under test and thereby prevents a possible false failure indication for the die under test. This design also distributes the forces on the solder ball caused by biasing the die under test to its temporary package to the periphery of the solder ball and thus reduces the likelihood of damage to the solder ball or the semiconductor substrate.

REFERENCES:
patent: 3879840 (1975-04-01), Ames et al.
patent: 5048744 (1991-09-01), Chang et al.
patent: 5059553 (1991-10-01), Berndlmaier et al.
patent: 5073117 (1991-12-01), Malhi et al.
patent: 5088190 (1992-02-01), Malhi et al.
patent: 5329423 (1994-07-01), Scholz
patent: 5367253 (1994-11-01), Wood et al.
patent: 5424581 (1995-06-01), Bourg, Jr et al.
patent: 5448165 (1995-09-01), Hodge et al.
patent: 5451165 (1995-09-01), Cearley-Cabbiness et al.
patent: 5468157 (1995-11-01), Roebuck et al.
patent: 5468158 (1995-11-01), Roebuck et al.
patent: 5475317 (1995-12-01), Smith
patent: 5479105 (1995-12-01), Kim et al.
patent: 5483174 (1996-01-01), Hembree et al.
patent: 5519332 (1996-05-01), Wood et al.
patent: 5538920 (1996-07-01), Wakabayashi
patent: 5597737 (1997-01-01), Greer et al.
patent: 5726500 (1998-03-01), Duboz et al.
patent: 5767010 (1998-06-01), Mis et al.
patent: 5783868 (1998-07-01), Galloway
patent: 5843845 (1998-12-01), Chung
patent: 5851911 (1998-12-01), Farnworth
patent: 5937320 (1999-08-01), Andricacos et al.
patent: 6075290 (2000-06-01), Schaefer et al.
patent: 6184121 (2001-02-01), Buchwalter et al.
patent: 6204074 (2001-03-01), Bertolet et al.
patent: 6287893 (2001-09-01), Elenius et al.
patent: 6441487 (2002-08-01), Elenius et al.
patent: 6475830 (2002-11-01), Brillhart
patent: 10-189606 (1998-07-01), None

Affiliated with

Also associated with

Rating

Semiconductor substrate-based interconnection assembly for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor substrate-based interconnection assembly for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor substrate-based interconnection assembly for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3714830