Static information storage and retrieval – Addressing – Sync/clocking
Patent
1999-02-19
2000-03-07
Nguyen, Tan T.
Static information storage and retrieval
Addressing
Sync/clocking
395878, 395880, G11C 800
Patent
active
060349182
ABSTRACT:
A method of controlling a memory device is disclosed wherein the memory device includes a plurality of memory cells. The method comprises providing first block size information to the memory device, wherein the first block size information defines a first amount of data to be output onto a bus in response to a read request. The method further includes issuing a first read request to the memory device, wherein in response to the first read request, the memory device outputs the first amount of data corresponding to the first block size information onto the bus synchronously with respect to an external clock signal. In one preferred embodiment, the method may include providing a code which is representative of a number of clock cycles of the first and second external clock which are to transpire before data is output by the memory device onto the bus. The memory device stores the code in a programmable register on the memory device. In this preferred embodiment, the first amount of data corresponding to the first block size information is output after the number of clock cycles of the external clock transpire.
REFERENCES:
patent: 3821715 (1974-06-01), Hoff, Jr. et al.
patent: 4092665 (1978-05-01), Saran
patent: 4183095 (1980-01-01), Ward
patent: 4247817 (1981-01-01), Heller
patent: 4315308 (1982-02-01), Jackson
patent: 4445204 (1984-04-01), Nishiguchi
patent: 4519034 (1985-05-01), Smith et al.
patent: 4570220 (1986-02-01), Tetrick et al.
patent: 4675850 (1987-06-01), Nakano et al.
patent: 4680738 (1987-07-01), Tam
patent: 4734880 (1988-03-01), Collins
patent: 4788667 (1988-11-01), Higuchi
patent: 4799199 (1989-01-01), Scales, III et al.
patent: 4807189 (1989-02-01), Pinkham et al.
patent: 4821226 (1989-04-01), Christopher et al.
patent: 4845664 (1989-07-01), Aichelmann, Jr. et al.
patent: 4882712 (1989-11-01), Ohno et al.
patent: 4916670 (1990-04-01), Suzuki et al.
patent: 4920483 (1990-04-01), Pogue et al.
patent: 4928265 (1990-05-01), Beighe et al.
patent: 4937734 (1990-06-01), Bechtolsheim
patent: 4951251 (1990-08-01), Yamaguchi et al.
patent: 4953128 (1990-08-01), Kawai et al.
patent: 4954987 (1990-09-01), Auvinen et al.
patent: 4970418 (1990-11-01), Masterson
patent: 4975872 (1990-12-01), Zaiki
patent: 5016226 (1991-05-01), Hiwada et al.
patent: 5018111 (1991-05-01), Madland
patent: 5077693 (1991-12-01), Hardee et al.
patent: 5083296 (1992-01-01), Hara et al.
patent: 5107465 (1992-04-01), Fung et al.
patent: 5109498 (1992-04-01), Kamiya et al.
patent: 5140688 (1992-08-01), White et al.
patent: 5142637 (1992-08-01), Harlin et al.
patent: 5148523 (1992-09-01), Harlin et al.
patent: 5206833 (1993-04-01), Lee
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5361277 (1994-11-01), Grover
patent: 5390149 (1995-02-01), Vogley et al.
patent: 5847997 (1998-12-01), Harada et al.
T.L. Jeremiah et. al., "Synchronous Packet Switching Memory and I/O Channel," IBM Tech. Disc. Bul,. vol. 24, No. 10, pp. 4986-4987 (Mar. 1982).
L. R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, vol. 18 No. 5, pp. 562-567 (Oct. 1983).
A. Yuen et. al., "A 32K ASIC Synchronous RAM Using a Two-Transistor Basic Cell", IEEE Journal of Solid State Circuits, vol. 24 No. 1, pp. 57-61 (Feb. 1989).
D.T. Wong et. et al., "An 11-ns 8Kx18 CMOS Static RAM with 0.5-.mu.m Devices", IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1095-1103 (Oct. 1988).
T. Williams et. al., "An Experimental 1-Mbit CMOS SRAM with Configurable Organization and Operation", IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1085-1094 (Oct. 1988).
D. Jones, "Synchronous static ram", Electronic and Wireless World, vol. 93, No. 1622, pp. 1243-1244 (Dec. 1987).
F. Miller et. al., "High Frequency System Operation Using Synchronous SRAMS", Midcon/87 Conference Record, pp. 430-432 Chicago, IL, USA; Sep. 15-17, 1987.
K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986).
K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990).
F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989).
M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference.
D. Wendell et. al. "A 3.5ns, 2Kx9 Self Timed SRAM", 1990 IEEE Symposium on VLSI Circuits (Feb. 1990).
M. Bazes et. al., "A Programmable NMOS DRAM Controller for Microcomputer Systems with Dual-Port Memory and Error Checking and Correction", IEEE Journal of Solid State Circuits, vol. 18, No. 2, pp. 164-172 (Apr. 1983).
R. Schmidt, "A memory Control Chip fo Formatting Data into Blocks Suitable for Video Applications", IEEE Transactions on Circuits and Systems, vol. 36, No. 10 (Oct. 1989).
D. K. Morgan "The CVAX CMCTL--A CMOS Memory Controller Chip", Digital Technical Journal, No. 7 (Aug. 1988).
T.C. Poon et. al., "A CMOS DRAM-Controller Chip Implementation", IEEE Journal of Solid State Circuits, vol. 22 No. 3, pp. 491-494 (Jun. 1987).
K. Numata et. al. "New Nibbled-Page Architecture for High Density DRAM's", IEEE Journal of Solid State Circuits, vol. 24 No. 4, pp. 900-904 (Aug. 1989).
Farmwald Michael
Horowitz Mark
Nguyen Tan T.
Rambus Inc.
Steinberg Neil A.
LandOfFree
Method of operating a memory having a variable data output lengt does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of operating a memory having a variable data output lengt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of operating a memory having a variable data output lengt will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-369293