Pipeline analog to digital converter

Details Pipeline analog to digital converter Pipeline analog to digital converter

2006-10-31

2006-10-31

Jeanglaude, Jean Bruner (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S120000, C341S162000

Reexamination Certificate

active

07129881

ABSTRACT:
The pipeline analog-to-digital converter has a number of subsequent comparator stages (2) where the thresholds of the comparator stages are adjusted in accordance with the digital conversion results from previous stages (18, 28, 38) so as to implement a non-linear conversion scale. In particular, the pipeline analog-to-digital converter consists of a number of comparator stages (2), which operate in accordance with a common clock signal. The comparator stages are connected in series in such a way that a residue signal from a previous stage is used as input signal of a subsequent stage for comparison during the next clock period of the clock signal. At least some of said comparator stages have, according to the invention, a threshold generator (25, 35, 45) for adjusting the threshold value of the respective comparator (22, 32, 42) in accordance with comparison results of previous comparator stages (18, 28, 38).

REFERENCES:
patent: 3646548 (1972-02-01), Van Doren
patent: 4326192 (1982-04-01), Merrill et al.
patent: 4375059 (1983-02-01), Schlig
patent: 5572212 (1996-11-01), Levinson et al.
patent: 5668549 (1997-09-01), Opris et al.
patent: 5841776 (1998-11-01), Chen
patent: 6028546 (2000-02-01), Signell et al.
patent: 6140949 (2000-10-01), Tsay et al.
patent: 6169502 (2001-01-01), Johnson et al.
patent: 6195032 (2001-02-01), Watson et al.
patent: 6222478 (2001-04-01), Bright
patent: 6341023 (2002-01-01), Puc
patent: 6366230 (2002-04-01), Zhang et al.
patent: 6396429 (2002-05-01), Singer et al.
patent: 6417965 (2002-07-01), Ye et al.
patent: 2005/0219109 (2005-10-01), Kobayashi et al.
Hui Liu et al: “High speed re-configurable pipeline ADC cell design” IEEE, Feb. 25, 2001, pp. 158-161, XP010537973.
Guilherme J et al: “New CMOS Loarithmic A/D converters employing pipeline and algorithmic architectures” 1995 IEEE International Symposium on Circuits and Systems (ISCAS). Seattle, Apr. 30-May 3, 1995, New York, IEEE, US vol. 1, Apr. 30, 1995, pp. 529-532, XP000583275.

Affiliated with

Also associated with

Rating

Pipeline analog to digital converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipeline analog to digital converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline analog to digital converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3690622