Miscellaneous active electrical nonlinear devices – circuits – and – Gating – Converging with plural inputs and single output
Reexamination Certificate
2006-08-29
2006-08-29
Lam, Tuan T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Gating
Converging with plural inputs and single output
C327S408000, C327S410000
Reexamination Certificate
active
07098719
ABSTRACT:
At least two inputs, at least one output and a clock source for the inputs are provided in a multiplexer. Each input balances an input signal and is coupled to a transistor circuit having two transistors with collectors commonly connected to a power potential. The transistor circuit can be supplied with a first balanced input signal on a first input signal path connected to the base of the first transistor, and with a second balanced input signal on a second input signal path connected to the base of the second transistor. The two balanced input signals are able to have a predetermined switching potential applied to them under the clocking of a driver circuit. In addition, two outgoing signal paths from the emitter of each transistor circuit can be combined to form at least two output signal paths for the at least one output. In this arrangement, the two output signal paths can be connected symmetrically with respect to a reference-ground potential.
REFERENCES:
patent: 3235840 (1966-02-01), Sturm
patent: 3614668 (1971-10-01), Sudoh
patent: 3636478 (1972-01-01), Glock
patent: 3689710 (1972-09-01), Colardelle et al.
patent: 3931475 (1976-01-01), Bachle et al.
patent: 3986146 (1976-10-01), Parkhideh et al.
patent: 4317230 (1982-02-01), Boubouleix
patent: 4412252 (1983-10-01), Moore et al.
patent: 5097229 (1992-03-01), Forge
patent: 6922092 (2005-07-01), Stark et al.
patent: 38 08 036 (1989-09-01), None
Analog Devices, “2.5 Quad SPST Switches in Chip Scale Package ADG781/ADG/782/ADG783,” Rev. A, 2002, pp. 1-8.
Maxim, “±15kV ESD-Protected, Low-Voltage, CMOS Analog Multiplexers/Switches”, 1999, pp. 1-16.
Zinke, Brunswig, Hochfrequenztechnik 2, 5th Ed., 1999, pp. 492-494.
U. Tietze et al., “Halbleiter-Schaltungstechnik,” 1990, pp. 501-502.
Nguyen Hiep
Siemens Aktiengesellschaft
LandOfFree
Multiplexer with clock suppression does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiplexer with clock suppression, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplexer with clock suppression will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3668434