Electrical computers and digital processing systems: multicomput – Network-to-computer interfacing
Reexamination Certificate
2006-12-26
2006-12-26
Jaroenchonwanit, Bunjob (Department: 2152)
Electrical computers and digital processing systems: multicomput
Network-to-computer interfacing
C709S217000, C709S223000, C709S226000, C709S231000, C709S234000, C709S238000, C711S158000, C370S392000, C370S399000, C710S040000, C710S052000
Reexamination Certificate
active
07155539
ABSTRACT:
A method for transmitting packets from a network computer onto a network. At least two data sets are received. A priority value is determined for each of the at least two data sets. A composite data set is composed comprising portions of the at least two data sets such that an amount of data from each of the data sets within the composite data set is based upon relative priorities between each of the at least two data sets. The composite data set is transmitted onto the network.
REFERENCES:
patent: 5258983 (1993-11-01), Lane et al.
patent: 5630030 (1997-05-01), Kawamura
patent: 5673322 (1997-09-01), Pepe et al.
patent: 5757771 (1998-05-01), Li et al.
patent: 5933412 (1999-08-01), Choudhury et al.
patent: 5951694 (1999-09-01), Choquier et al.
patent: 5974465 (1999-10-01), Wong
patent: 5999971 (1999-12-01), Buckland
patent: 6006264 (1999-12-01), Colby et al.
patent: 6023456 (2000-02-01), Chapman et al.
patent: 6034964 (2000-03-01), Fukushima et al.
patent: 6112267 (2000-08-01), McCormack et al.
patent: 6167449 (2000-12-01), Arnold et al.
patent: 6286052 (2001-09-01), McCloghrie et al.
patent: 6405256 (2002-06-01), Lin et al.
patent: 6510158 (2003-01-01), Robotham et al.
patent: 6606413 (2003-08-01), Zeineh
patent: 6745262 (2004-06-01), Benhase et al.
patent: 7065082 (2006-06-01), Ganesh et al.
patent: 2002/0042821 (2002-04-01), Muret et al.
patent: 0384339 (1990-08-01), None
patent: 0794491 (1997-09-01), None
patent: 0828214 (1998-03-01), None
patent: 0942363 (1999-09-01), None
patent: WO 97/29424 (1997-08-01), None
patent: WO 97/30392 (1997-08-01), None
patent: WO 98/26553 (1998-06-01), None
patent: WO 98/28938 (1998-07-01), None
patent: WO 99/09689 (1999-02-01), None
patent: WO 99/57637 (1999-11-01), None
K. Sriram, “Methodologies for bandwidth allocation, transmission scheduling, and congestion avoidance in broadband ATM networks”, Computer Networks and ISDN Systems, 26 (1993) pp. 43-59.
V. P. Kumar, et al., “Beyond Best Effort: Router Architectures for the Differentiated Services of Tomorrow's Internet”, May 1998, IEEE Communications Magazine, pp. 152-164.
R. M. Adler, “Distributed Coordination Models for Client/Server Computing”, Apr. 1995, IEEE Computer, pp. 14-22.
G.-C. Lai, et al., “Support QoS in IP over ATM”, Computer Communications, 22 (1999) pp. 411-418.
Kouts Michael
Plumb Marc
Vange Mark
Wilson Glenn Sydney
Circadence Corporation
Hogan & Hartson LLP
Jaroenchonwanit Bunjob
Langley Stuart T.
Lee Philip
LandOfFree
Conductor gateway buffer prioritization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Conductor gateway buffer prioritization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conductor gateway buffer prioritization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3668283