Electrical computers and digital processing systems: processing – Processing architecture – Long instruction word
Reexamination Certificate
2006-10-17
2006-10-17
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Long instruction word
Reexamination Certificate
active
07124279
ABSTRACT:
Instructions of a program are stored in compressed form in a program memory. A cache loading unit includes a decompression section and performs a cache loading operation in which one or more compressed-form instructions are read from the position in the program memory identified by the program counter and are decompressed and stored in one of the said cache blocks of the instruction cache. When a cache miss occurs because the instruction to be fetched is not present in the instruction cache, a cache loading unit performs such a cache loading operation. An updating unit updates the program counter and cache pointer in response to the fetching of instructions so as to ensure that the position identified by the said program counter is maintained consistently at the position in the program memory at which the instruction to be fetched from the instruction cache is stored in compressed form.
REFERENCES:
patent: 5057837 (1991-10-01), Colwell et al.
patent: 5509129 (1996-04-01), Guttag et al.
patent: 5799138 (1998-08-01), Yoshida
patent: 5864859 (1999-01-01), Franaszek
patent: 5870576 (1999-02-01), Faraboschi et al.
patent: 5878267 (1999-03-01), Hampapuram et al.
patent: 5893143 (1999-04-01), Tanaka et al.
patent: 5983336 (1999-11-01), Sakhin et al.
patent: 6195107 (2001-02-01), Iverson
patent: 6199126 (2001-03-01), Auerbach et al.
patent: 6343354 (2002-01-01), Breternitz et al.
patent: 6349372 (2002-02-01), Benveniste et al.
patent: 6581131 (2003-06-01), Vondran, Jr.
patent: 6658548 (2003-12-01), Kochar et al.
patent: 0 994 413 (2000-04-01), None
patent: 2 284 492 (1995-06-01), None
patent: 2 349 252 (2000-10-01), None
Conte, T.M. et al., “Instruction fetch mechanisms for VLIW architectures with compressed encodings”, Microarchitecture, 1996. MICRO-29. Proceedings of the 29th Annual IEEE/ACM International Symposium on, Dec. 2, 1996, pp. 201-211.
Larin, S.Y.; Conte, T.M., “Compiler-driven cached code compression schemes for embedded ILP processors”, Microarchitecture, 1999. MICRO-32. Proceedings. 32nd Annual International Symposium on, Nov. 16, 1999, pp. 82-92.
A. Tannenbaum, “Structured Computer Organization,” Prentice-Hall, 1984, pp. 10-12.
Chan Eddie
Greer Burns & Crain Ltd.
Li Aimee J
PTS Corporation
LandOfFree
Processor and method for generating and storing compressed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor and method for generating and storing compressed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor and method for generating and storing compressed... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3667713