Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2006-11-21
2006-11-21
Le, Vu A. (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185220
Reexamination Certificate
active
07139201
ABSTRACT:
The time required for the program verify and erase verify operations can be shortened. The change of threshold values of memory cells can be suppressed even if the write and erase operations are executed repetitively. After the program and erase operations, whether the operations were properly executed can be judged simultaneously for all bit lines basing upon a change, after the pre-charge, of the potential at each bit line, without changing the column address. In the data rewrite operation, the rewrite operation is not effected for a memory cell with the data once properly written, by changing the data in the data register.
REFERENCES:
patent: 3917933 (1975-11-01), Scheuneman et al.
patent: 4279024 (1981-07-01), Schrenk
patent: 4456995 (1984-06-01), Ryan
patent: 4460982 (1984-07-01), Gee et al.
patent: 4597062 (1986-06-01), Asano et al.
patent: 4755970 (1988-07-01), Schrenk
patent: 4758988 (1988-07-01), Kuo
patent: 4763305 (1988-08-01), Kuo
patent: 4794564 (1988-12-01), Watanabe
patent: 4811294 (1989-03-01), Kobayashi et al.
patent: 4819212 (1989-04-01), Nakai et al.
patent: 4858192 (1989-08-01), Tatsumi et al.
patent: 4879689 (1989-11-01), Atsumi et al.
patent: 4881200 (1989-11-01), Urai
patent: 4881202 (1989-11-01), Tsujimoto et al.
patent: 4937787 (1990-06-01), Kobatake
patent: 4937830 (1990-06-01), Kawashima et al.
patent: 4943948 (1990-07-01), Morton et al.
patent: 4958352 (1990-09-01), Noguchi et al.
patent: 4972372 (1990-11-01), Ueno
patent: 4980888 (1990-12-01), Bruce et al.
patent: 5025418 (1991-06-01), Asoh
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5086413 (1992-02-01), Tsuboi et al.
patent: 5109257 (1992-04-01), Kondo
patent: 5109359 (1992-04-01), Sakakibara et al.
patent: 5124945 (1992-06-01), Schreck
patent: 5126973 (1992-06-01), Gallia et al.
patent: 5134583 (1992-07-01), Matsuo et al.
patent: 5136544 (1992-08-01), Rozman et al.
patent: 5142496 (1992-08-01), Van Buskirk
patent: 5148398 (1992-09-01), Kohno
patent: 5153880 (1992-10-01), Owen et al.
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5172338 (1992-12-01), Mehrotra
patent: 5172339 (1992-12-01), Noguchi et al.
patent: 5233610 (1993-08-01), Nakayama
patent: 5297096 (1994-03-01), Terada et al.
patent: 5299162 (1994-03-01), Kim et al.
patent: 5321699 (1994-06-01), Endoh et al.
patent: 5343437 (1994-08-01), Johnson et al.
patent: 5355340 (1994-10-01), Coker et al.
patent: 5357462 (1994-10-01), Tanaka et al.
patent: 5361277 (1994-11-01), Grover
patent: 5379256 (1995-01-01), Tanaka et al.
patent: 5428571 (1995-06-01), Atsumi et al.
patent: 5434819 (1995-07-01), Matsuo et al.
patent: 5436913 (1995-07-01), Yamamura et al.
patent: 5452311 (1995-09-01), Wells et al.
patent: 5483484 (1996-01-01), Endoh et al.
patent: 5513333 (1996-04-01), Kynett et al.
patent: 5537350 (1996-07-01), Larsen et al.
patent: 5544117 (1996-08-01), Nakayama et al.
patent: 5566105 (1996-10-01), Tanaka et al.
patent: 5574684 (1996-11-01), Tomoeda
patent: 5574688 (1996-11-01), McClure et al.
patent: 5657270 (1997-08-01), Ohuchi et al.
patent: 41 10 371 (1991-10-01), None
patent: 2029145 (1980-03-01), None
patent: 59-110096 (1984-06-01), None
patent: 62-006494 (1987-01-01), None
patent: 62-188100 (1987-08-01), None
patent: 63-285800 (1988-11-01), None
patent: 64-038000 (1989-03-01), None
patent: 02-087394 (1990-03-01), None
patent: 2-142000 (1990-05-01), None
patent: 02-146185 (1990-06-01), None
patent: 02-292798 (1990-12-01), None
patent: 03-242898 (1991-10-01), None
patent: 3-259499 (1991-11-01), None
patent: 03-286495 (1991-12-01), None
patent: 03-286497 (1991-12-01), None
patent: 4-082090 (1992-03-01), None
patent: 4-082091 (1992-03-01), None
patent: 58-137193 (1993-08-01), None
patent: WO 90/12400 (1990-10-01), None
K. Arimoto et al., “A Speed-Enhanced DRAM Array Architecture with Embedded ECC”, IEEE Journal of Solid-State Circuits, vol. 25, No. 1, Feb. 1990, pp. 11-17.
K. Kobayashi et al., “A High-Speed Parallel Sensing Architecture for Multi-Megabit Flash E2 PROM's”, IEEE Journal of Solid-State Circuits, vol. 25, No. 1, Feb. 1990, pp. 79-83.
M. Momodomi et al., “An Experimental 4-Mbit CMOS EEPROM with a NAND-Structured Cell”, IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1238-1243.
M. Momodomi et al., “A High Density NAND EEPROM with Block-Page Programming for Microcomputer Applications”, Proceedings of the IEEE 1989 Custom Integrated Circuits Conference, May 15-18, 1989, pp. 10.1.1-10.1.4.
T. Tanaka, et al., “A Quick Intelligent Program Architecture for 3V-only NAND-EEPROMs”, 1992 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 20-21.
M. Asakura et al., “An Experimental 1-Mbit Cache DRAM with ECC”, IEEE Journal of Solid-State Circuits, vol. 25, No. 1, Feb. 1990, pp. 5-10.
R. Vancu et al., “Section 4: Nonvolatile and Fast Static Memories: A 35 ns 256k CMOS EEPROM with Error Correcting Circuitry”, 1990 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Feb. 1990, pp. 64-65.
Lexar Media, Inc.'s Corrected Answer to Toshiba Corporation's Amended Complaint for Patent Infringement, Case No. C03-00167 CRB, Mar. 5, 2003, pp. 1-13.
Lexar Media's Amended Patent Local Rules 3-3 and 3-4 Disclosures, Case No. C03-00167, Oct. 16, 2003, pp. 1-33 with Exhibits A-I.
C.L. Chen et al., “Error-Correcting Codes for Semicondutor memory Applications: A State-of-the-Art Review”, IBM J. Res. Develop., vol. 28, No. 2, Mar. 1984, pp. 124-134.
M. Momodomi et al., “A 4-Mb NAND EEPROM with Tight Programmed VtDistribution”, IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 492-495.
Patent Abstracts of Japan, vol. 14, No. 381, Aug. 16, 1990, p. 1093.
Japanese Office Action issued Jun. 3, 2005.
Aritome Seiichi
Asano Masamichi
Itoh Yasuo
Iwata Yoshihisa
Kato Hideo
Foley & Lardner LLP
Kabushiki Kaisha Toshiba
Le Vu A.
LandOfFree
Non-volatile semiconductor memory device and memory system... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory device and memory system..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device and memory system... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3665483