Non-volatile memory device with erase address register

Static information storage and retrieval – Floating gate – Particular biasing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185110, C365S185330

Reexamination Certificate

active

07057933

ABSTRACT:
A non-volatile memory device includes an array of non-volatile memory cells. The memory has control circuitry to erase the non-volatile memory cells and perform erase verification operations. The memory can be arranged in numerous erasable blocks and/or sub-blocks. An erase register stores data indicating an erase state of corresponding memory sub-blocks. During erase verification, the memory programs the erase register when a non-erased memory cell is located in a corresponding sub-block. Additional erase pulses can be selectively applied to sub-blocks based upon the erase register data. Likewise, erase verification operations can be selectively performed on sub-blocks based upon the erase register data. An address register is provided to store an address of a non-erased memory cell identified during verification. The address from the register is used as a start address for subsequent verification operations on the same array location.

REFERENCES:
patent: 5371702 (1994-12-01), Nakai et al.
patent: 5568426 (1996-10-01), Roohparvar et al.
patent: 5579262 (1996-11-01), Song
patent: 5581503 (1996-12-01), Matsubara et al.
patent: 5583809 (1996-12-01), Noguchi et al.
patent: 5600595 (1997-02-01), Ogura
patent: 5615159 (1997-03-01), Roohparvar
patent: 5621687 (1997-04-01), Doller
patent: 5627784 (1997-05-01), Roohparvar
patent: 5677879 (1997-10-01), Roohparvar et al.
patent: 5677885 (1997-10-01), Roohparvar
patent: 5801985 (1998-09-01), Roohparvar et al.
patent: 5805510 (1998-09-01), Miyakawa et al.
patent: 5847996 (1998-12-01), Guterman et al.
patent: 5880996 (1999-03-01), Roohparvar
patent: 5907700 (1999-05-01), Talreja et al.
patent: 5944837 (1999-08-01), Talreja et al.
patent: 6026465 (2000-02-01), Mills et al.
patent: 6104667 (2000-08-01), Akaogi
patent: 6222772 (2001-04-01), Choi et al.
patent: 6266282 (2001-07-01), Hwang et al.
patent: 6519691 (2003-02-01), Lakhani et al.
patent: 0148877 (1991-06-01), None
Prince “Semiconductor Memories,”Electrically Erasable PROM Technology and Architecture1983, Wiley 2d ed, pp. 185-186.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Non-volatile memory device with erase address register does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile memory device with erase address register, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory device with erase address register will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3664026

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.