Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate
2006-08-08
2006-08-08
Tsai, Henry W. H. (Department: 2181)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
C712S227000
Reexamination Certificate
active
07089403
ABSTRACT:
There is provided a method, system and program storage device for utilizing a hardware performance monitors for improving performance of an application comprising a plurality of instructions while the application is executing on a micro-architecture, comprising: creating a machine internal representation (MIR) for the plurality of instructions or a subset thereof for the hardware and generating an executable (EXE) from the MIR for execution on the hardware; determining hardware performance monitor (HPM) information for an event associated with a resource of the hardware during execution of the EXE to identify one or more instructions of the application that affect the execution of the application on the hardware; re-computing the MIR according to the HPM information; and re-generating the EXE from the re-computed MIR for execution on the hardware if the MIR and the re-computed MIR are different, thereby improving utilization of the resource by the application. Also provided is a hardware performance monitor (HPM) subsystem for improving performance of an application comprising a plurality of instructions while the application is executing on a hardware.
REFERENCES:
patent: 5845310 (1998-12-01), Brooks
patent: 6164841 (2000-12-01), Mattson et al.
patent: 6223340 (2001-04-01), Detlefs
patent: 6295644 (2001-09-01), Hsu et al.
J. Whaley, “Partial Method Compilation using Dynamic Profile Information”, Proceedings of OOPSLA '01, Oct. 2000 (Tampa, FL), pp. 166-179.
A. Matthew, et al., “Adaptive Optimization in the Jalapeño JVM”, Proceedings of OOPSLA '00. Oct. 2000 (Minneapolis, MN), pp. 47-64.
J. Dean, et al., “Pr fileMe: Hardware Supp rt for Instruction-Level Profiling on Out-of-Order Processors”, 30th Symposium on Micr architecture (Micro-30), Dec. 1997.
J. Anderson, et al., “Continuous Profilling: Where Have All the Cycles Gone?”, ACM Transactions on Computer Systems, vol. 15, No. 4, Nov. 1997, pp. 357-390.
“PowerPC 604e: RISC Microprocessor User's Manual”, Chapter 9, Mar. 1998, pp. 9-1-9-16.
Ammons, et al., “Exploiting Hardware Performance Counters with Flow and Context Sensitive Profiling”, 1997 ACM SIGPLAN Conference on Programming Language Design and Implementation, Las Vegas, Nevada, Jun. 15-18, 1997, pp. 1-12.
Lindenmaier, et al., “Load Scheduling with Profile Information”, EU Project 28198; NSF grants EIA-9726401, CDA-9502639, and a CAREER Award CCR-9623209; Darpa grant 5-21425; and Compaq., pp. 1-11.
Pechtchanski Igor
Sweeney Peter F.
Scully , Scott, Murphy & Presser, P.C.
Tsai Henry W. H.
Underweiser, Esq. Marian
LandOfFree
System and method for using hardware performance monitors to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for using hardware performance monitors to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for using hardware performance monitors to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3658008