Method for forming a multi-layer circuit assembly

Details Method for forming a multi-layer circuit assembly Method for forming a multi-layer circuit assembly

2006-05-02

2006-05-02

Chang, Richard (Department: 3729)

Metal working

Method of mechanical manufacture

Electrical device making

C029S846000, C427S097100, C427S097700, C427S099300

Reexamination Certificate

active

07036222

ABSTRACT:
A method of making a multi-layer circuit assembly includes providing a core structure including an inner dielectric element having first and second metal layers on opposite surfaces thereof, forming one or more through vias extending through the metal layers and the inner dielectric element and coating the metal layers and the through vias with a dielectric material to form a coated structure having first and second outer dielectric layers overlying the first and second metal layers respectively and dielectric material lining the through vias. An outer metal layer is then provided over the first and second outer dielectric layers. The coated through vias are then metallized to form metallic via lines which connect the outer metal layers and which are insulated from the first and second metal layers. The outer metal layers are then selectively patterned to form first signal lines overlying the first metal layer and second signal lines overlying the second metal layer. In certain embodiments, blind vias may be formed through the outer dielectric layers to expose one or more regions of the first and second metal layers. The blind vias are then metallized so that at least some of the signal lines are connected to the first and second metal layers.

REFERENCES:
patent: 3739469 (1973-06-01), Dougherty, Jr.
patent: 3795037 (1974-03-01), Luttmer
patent: 3862790 (1975-01-01), Davies et al.
patent: 4249302 (1981-02-01), Crepeau
patent: 4528072 (1985-07-01), Kurosawa et al.
patent: 4685210 (1987-08-01), King et al.
patent: 4788766 (1988-12-01), Berger et al.
patent: 4793814 (1988-12-01), Zifcak et al.
patent: 4834835 (1989-05-01), Cziep et al.
patent: 4902606 (1990-02-01), Patraw
patent: 5153986 (1992-10-01), Brauer et al.
patent: 5153987 (1992-10-01), Takahashi et al.
patent: 5160579 (1992-11-01), Larson
patent: 5224265 (1993-07-01), Dux et al.
patent: 5228861 (1993-07-01), Grabbe
patent: 5232548 (1993-08-01), Ehrenberg et al.
patent: 5282312 (1994-02-01), DiStefano et al.
patent: 5418689 (1995-05-01), Alpaugh et al.
patent: 5421083 (1995-06-01), Suppelsa et al.
patent: 5537740 (1996-07-01), Shirai et al.
patent: 5558928 (1996-09-01), DiStefano et al.
patent: 5583321 (1996-12-01), DiStefano et al.
patent: 5590460 (1997-01-01), DiStefano et al.
patent: 5659951 (1997-08-01), Gall et al.
patent: 5666722 (1997-09-01), Tamm et al.
patent: 5680701 (1997-10-01), Sippel
patent: 6098282 (2000-08-01), Frankeny et al.
patent: 6378201 (2002-04-01), Tsukada et al.
patent: 40-6006041 (1994-01-01), None

Affiliated with

Also associated with

Rating

Method for forming a multi-layer circuit assembly does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for forming a multi-layer circuit assembly, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a multi-layer circuit assembly will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3650619