Data processing: structural design – modeling – simulation – and em – Emulation – Of instruction
Reexamination Certificate
2006-08-15
2006-08-15
Ferris, Fred (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Emulation
Of instruction
C703S027000, C717S134000, C717S135000, C717S138000, C712S209000
Reexamination Certificate
active
07092869
ABSTRACT:
Emulation of a guest computer architecture on a host system of another computer architecture. Legacy instructions are translated into translated instructions. If the particular legacy instruction is an operand-setting instruction for storing a value of a precedent operand, a corresponding flag is set when the value of the precedent operand has not been determined. If the particular legacy instruction is an operand-using instruction for using the precedent operand, a check is made to determine if the corresponding flag is set.
REFERENCES:
patent: 4347565 (1982-08-01), Kaneda et al.
patent: 4587612 (1986-05-01), Fisk et al.
patent: 4638423 (1987-01-01), Ballard
patent: 4791558 (1988-12-01), Chaitin et al.
patent: 5029069 (1991-07-01), Sakamura
patent: 5301302 (1994-04-01), Blackard et al.
patent: 5406644 (1995-04-01), MacGregor
patent: 5546552 (1996-08-01), Coon et al.
patent: 5560013 (1996-09-01), Scalzi et al.
patent: 5577231 (1996-11-01), Scalzi et al.
patent: 5577233 (1996-11-01), Goettelmann et al.
patent: 5680568 (1997-10-01), Sakamura
patent: 5751982 (1998-05-01), Morley
patent: 5768593 (1998-06-01), Walters et al.
patent: 5790825 (1998-08-01), Traut
patent: 5870575 (1999-02-01), Kahle et al.
patent: 5933622 (1999-08-01), Buzbee et al.
patent: 6009261 (1999-12-01), Scalzi et al.
patent: 6075937 (2000-06-01), Scalzi et al.
patent: 6142682 (2000-11-01), Skogby
patent: 6163764 (2000-12-01), Dulong et al.
patent: 6243668 (2001-06-01), Le et al.
patent: 6397242 (2002-05-01), Devine
patent: 6457117 (2002-09-01), Witt
patent: 6516295 (2003-02-01), Mann et al.
patent: 6704925 (2004-03-01), Bugnion
patent: 6973417 (2005-12-01), Maxwell et al.
patent: 2001/0047438 (2001-11-01), Forin
patent: 2003/0093649 (2003-05-01), Hilton
patent: 2003/0093774 (2003-05-01), Hilton
patent: 2003/0093775 (2003-05-01), Hilton
patent: 2004/0073892 (2004-04-01), Fallah et al.
patent: 2203572 (1998-10-01), None
“Instruction translation for an experimental S/390 processor”;Rolf Hilgendorf, Wolfram Sauer ;Mar. 2001 ACM SIGARCH Computer Architecture News, vol. 29 Issue 1.
“Binary translation and architecture convergence issues for IBM system/390”;Michael Gschwind et al; May 2000; Proceedings of the 14th international conference on Supercomputing.
Migrating a CISC computer family onto RISC via object code translation Kristy Andrews et al; Sep. 1992 ACM SIGPLAN Notices, ASPLOS-V, vol. 27 Issue 9□□.
Binary translation and architecture convergence issues for IBM system/390; Michael Gschwind et al; May 2000 Proceedings of the 14th international conference on Supercomputing□□.
Apiki, S., “Windows on RISC,” Byte, Apr. 1994, pp. 109-115.
Bergh, A., Kielman, K., Magenheimer, D., and Miller, J., “HP3000 Emulation on HP Precision Architecture Computers,” Hewlett-Packard Journal, Dec. 1987,, pp. 87-89.
Boyd-Merritt, R., “IBM, NCR Show Parallel Mainframes,” Electronic Engineering Times, Nov. 15, 1993, pp. 16,138.
De Maine, P., and Leong, S., “Transportation of Programs,” Abstract: “Proceedings of the Fifteenth Southeastern Symposium on System Theory, Mar. 1983, pp. 158-164.”.
Halfhill, T., “Emulation: RISC's Secret Weapon,” Byte, Apr. 1994, pp. 119-130.
Halfhill, T., “80×86 Wars,” Byte, Jun. 1994, pp. 74-88.
May, C., “MIMIC: A Fast System/370 Simulator,” SIGPLAN '87 Symposium on Interpreters and Interpretive Techniques, Jun. 1987, pp. 1-13.
Poole, L., “PowerPC Preview,” Macworld, Feb. 1994, pp. 102-108.
Slater, M., “Windows NT: Putting the Squeeze on Intel,” OEM Magazine, Jul. 1993, pp. 52-57,90.
Thelen, R., “The Power Mac's Run-Time Architecture,” Byte, Apr. 1994, pp. 131-138.
Thompson, T., and Ryan, R., “Apple, IBM Bring PowerPC to the Desktop,” Byte, Apr. 1994, pp. 44-72.
Timmins, L., “Techniques for Translating Object Code into a Reduced Microprocessor Architecture,” Proceedings of IESMM International Symposium on Software and Hardware Applications of Microcomputers, Feb. 1986, pp. 181-184.
Ferris Fred
Lovejoy David E.
Saxena Akash
LandOfFree
Memory address prediction under emulation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory address prediction under emulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory address prediction under emulation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3643359