Layout structure of bit line sense amplifier of...

Details Layout structure of bit line sense amplifier of... Layout structure of bit line sense amplifier of...

2006-06-27

2006-06-27

Le, Vu A. (Department: 2824)

Static information storage and retrieval

Interconnection arrangements

C365S207000

Reexamination Certificate

active

07068528

ABSTRACT:
A layout structure of a bit line sense amplifier is provided. According to an embodiment of the present invention, the layout structure of the bit line amplifier of a semiconductor memory device includes memory blocks structured by a plurality of cells, bit line pairs connected to the cells and a plurality of bit line sense amplifier blocks for sensing data of the cells, wherein each of the bit line sense amplifier blocks comprises: PMOS sense amplifier structured by first and second PMOS transistors; NMOS sense amplifier structured by first and second NMOS transistors; an IO line pair structured by an IO line and an IO bar line, which are placed between the PMOS sense amplifier and the NMOS sense amplifier; and a first IO switch and a second IO switch, which are connected to one of the bit line pair and the IO line pair, wherein a gate region of the first PMOS transistor, a gate region of the first NMOS transistor and the first IO switch are respectively arranged at a gate region of the second PMOS transistor, a gate region of the second NMOS transistor and the second IO switch in one direction only at predetermined spaces ΔP, ΔN and ΔI.

REFERENCES:
patent: 5808930 (1998-09-01), Wada et al.
patent: 6370054 (2002-04-01), Fujisawa et al.
patent: 2003/0089926 (2003-05-01), Noda et al.

Affiliated with

Also associated with

Rating

Layout structure of bit line sense amplifier of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout structure of bit line sense amplifier of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout structure of bit line sense amplifier of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3642538