Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Reexamination Certificate
2006-10-24
2006-10-24
Tran, Thien F. (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
C257S532000, C257S535000
Reexamination Certificate
active
07126203
ABSTRACT:
A semiconductor device having an isolation region formed in a semiconductor substrate and a capacitance device formed above that isolation region. The capacitance device has a first capacitor conductive layer disposed above the isolation region and a second capacitor conductive layer in the shape of a side wall formed along one side surface of the first capacitor conductive layer. The second capacitor conductive layer is disposed facing the first capacitor conductive layer, with a first capacitor insulating layer interposed.
REFERENCES:
patent: 5408115 (1995-04-01), Chang
patent: 5422504 (1995-06-01), Chang et al.
patent: 5494838 (1996-02-01), Chang et al.
patent: 5969383 (1999-10-01), Chang et al.
patent: 6177318 (2001-01-01), Ogura et al.
patent: 6211008 (2001-04-01), Yu et al.
patent: 6248633 (2001-06-01), Ogura et al.
patent: 6255166 (2001-07-01), Ogura et al.
patent: 6445028 (2002-09-01), Yoshida et al.
patent: 6600190 (2003-07-01), Lowrey et al.
patent: 6900514 (2005-05-01), Kanai
patent: A 7-161851 (1995-06-01), None
patent: B1 2978477 (1999-09-01), None
patent: 2000-252422 (2000-09-01), None
patent: A 2001-156188 (2001-06-01), None
U.S. Appl. No. 10/193,602, filed Jul. 12, 2002, Kanai.
Hayashi et al., “Twin MONOS Cell with Dual Control Gates”, VLSl Technology Digest of Technical Papers, 2000.
Chang et al., “A New Sonos Memory Using Source-Side Injection for Programming”, IEEE Electron Device Letters, vol. 19, No. 7, Jul. 1998, pp. 253-255.
Chen et al., “A Novel Flash Memory Device with S Plit Gate Source Side Injection and ONO Charge Storage Stack (SPIN)”, VLSl Technology Digest of Technical Papers, 1997, pp. 63-64.
LandOfFree
Semiconductor device having a capacitance device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having a capacitance device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having a capacitance device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3642308