Method for controlling a nonvolatile memory

Details Method for controlling a nonvolatile memory Method for controlling a nonvolatile memory

2006-05-16

2006-05-16

Elms, Richard (Department: 2824)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185110, C365S185120

Reexamination Certificate

active

07046558

ABSTRACT:
A block comprises physical addresses0, 1, 2, 3. In an initial state, all the physical addresses0, 1, 2, 3, are in an erase state. When data LA0, LA1, LA2, LA3are written in the physical addresses0, 1, 2, 3, count values are “1”, respectively. In this manner, a write/erase operation is performed by a page (physical address) unit, and the count value of the physical address in which the data has been renewed is renewed. Finally, when a total of the count values in the block reaches an allowable value 32, refresh is performed, and states of memory cells in the block are initialized.

REFERENCES:
patent: 5293337 (1994-03-01), Aritome et al.
patent: 6058047 (2000-05-01), Kikuchi
patent: 6091643 (2000-07-01), Kawakami
patent: 6240032 (2001-05-01), Fukumoto
patent: 6654286 (2003-11-01), Kawakami
patent: 6831865 (2004-12-01), Chang et al.
patent: 3-295097 (1991-12-01), None
patent: 408124393 (1996-05-01), None
patent: 8-143398 (1996-06-01), None
patent: 8-153398 (1996-06-01), None
patent: 11-176177 (1999-07-01), None

Affiliated with

Also associated with

Rating

Method for controlling a nonvolatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for controlling a nonvolatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for controlling a nonvolatile memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3641400