Semiconductor device manufacturing: process – Making passive device – Stacked capacitor
Reexamination Certificate
2006-02-21
2006-02-21
Le, Dung A. (Department: 2818)
Semiconductor device manufacturing: process
Making passive device
Stacked capacitor
C438S253000, C438S003000, C257S295000, C257S296000
Reexamination Certificate
active
07001821
ABSTRACT:
Hardmasks and fabrication methods are presented for producing ferroelectric capacitors in a semiconductor device, wherein a hardmask comprising aluminum oxide or strontium tantalum oxide is formed above an upper capacitor electrode material, and capacitor electrode and ferroelectric layers are etched to define a ferroelectric capacitor stack.
REFERENCES:
patent: 5452178 (1995-09-01), Emesh et al.
patent: 5825068 (1998-10-01), Yang
patent: 5972722 (1999-10-01), Visokay et al.
patent: 6090697 (2000-07-01), Xing et al.
patent: 6144060 (2000-11-01), Park et al.
patent: 6177351 (2001-01-01), Beratan et al.
patent: 6225656 (2001-05-01), Cuchiaro et al.
patent: 6242299 (2001-06-01), Hickert
patent: 6249014 (2001-06-01), Bailey
patent: 6261967 (2001-07-01), Athavale et al.
patent: 6291251 (2001-09-01), Nam
patent: 6423592 (2002-07-01), Sun
patent: 6485988 (2002-11-01), Ma et al.
patent: 6495413 (2002-12-01), Sun et al.
patent: 6528386 (2003-03-01), Summerfelt et al.
patent: 6534809 (2003-03-01), Moise et al.
patent: 6576482 (2003-06-01), Aggarwal et al.
patent: 6611014 (2003-08-01), Kanaya et al.
patent: 6635528 (2003-10-01), Gilbert et al.
patent: 6642100 (2003-11-01), Yang et al.
patent: 6706540 (2004-03-01), Hikosaka et al.
patent: 6781184 (2004-08-01), Solayappan et al.
patent: 2001/0034106 (2001-10-01), Moise et al.
patent: 2001/0044205 (2001-11-01), Gilbert et al.
patent: 2002/0011616 (2002-01-01), Inoue et al.
patent: 2002/0016012 (2002-02-01), Kronke et al.
“FeRAM Tutorial”, Ali Sheikholeslami and P. Glenn Gulak, A survey of circuit Innovations in Ferroelectric random-access memories, Proceedings of the IEEE, vol. 88, No. 3, May, 2000, 3 pages, taken from the Internet at: http://www.eecg.toronto.edu/-ali/ferro/tutorial.html.
“A survey of Circuit Innovations in Ferroelectric Random Access Memories”, Ali Sheikholeslami and P. Glenn Gulak, Proceedings of the IEEE, vol. 88, No. 5, May, 2000, pp. 667-689.
“Generic CVD Reactor”, CVD Basics, Daniel M. Dobkin, Dec. 7, 2001, 3 pages, taken from the Int rnet at: http://www.batn t. com/enigmatics/s miconductor—processing/CVD—Fundam ntals/introdu . . . .
“Physical Vapor Deposition”, Cougar Labs, Inc., Dec. 7, 2001, 9 pages, taken from the Intern t at: http://www.cougarlabs.com/pvd1.html.
“Parasitic Channel Induced by Spin-On-Glass in a Double-Level Metallization Complimentary Metal Oxide Semiconductor Process”, M. Murata, K. Yomauchi, H. Kojima, A. Yokoyama, T. Inoue and T. Iwamori, published in the Journal of Electrochemical Society, vol. 149, No. 8, 1993, pp. 2346-2356.
“Effects of Oxygen Content on Properties of Silicon Oxide Films Prepared at Room Temperature by Sputtering-Type Electron Cyclotron Resonance Plasma”, Katsuhiko Furukawa, Yichun Liu, Hiroshi Nakashima, Dawei Gao, Yasuhiro Kashiwazaki, Kiichiro Uchnio, Katsunori Muraoka and Hirohisa Tsuzuki, Journal of Applied Physics, vol. 84, No. 8, oct. 15, 1998, pp. 4579-4584.
Notes taken at the International Symposium on Applications of Ferroelectrics Conference in Nara, Japan in May, 2002. The speaker was H. Nagel of Infineon Technologies and Toshiba Corporation, Key Technologies for High Density FeRAM Application, one page.
“The Hydrogen Content of Plasma-Deposited silicon Nitride”, W. A. Lanford and M. J. Rand, American Institute of Physics, J. Appl. Phys. 49(4), Apr., 1978, pp. 2473-2477.
“Free Energy Model for the Analysis of Bonding in SixNyHzAlloys”, Z. Yin, and W. Smith, J. Vac. Sci. Technol. A. vol. 9, No. 3, MayJun., 1991, p. 972.
“Comparison Between HCP CVD and PECVD Silicon Nitride for Advanced Interconnect Applications”, J. Yota, M. Janani, L.E. Camilletti, A. Kar-Roy, Q.Z. Liu, C. Nguyen, M.D. Woo J. Hander, and P. Van Cleemput, IEEE, 2000, pp. 76-78.
“Hydrogen Role on the Properties of Amorphos Silicon Nitride”, F. De Brito Mots, J.F. Justo and A. Fazzio, Journal of Applied Physics, vol. 86, No. 4, Aug. 15, 1999, pp. 1843-1847.
Aggarwal Sanjeev
Moise Theodore S.
Taylor Kelly J.
Brady III W. James
Garner Jacqueline J.
Le Dung A.
LandOfFree
Method of forming and using a hardmask for forming... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming and using a hardmask for forming..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming and using a hardmask for forming... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3635891