Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Field effect device in non-single crystal – or...
Reexamination Certificate
2006-11-28
2006-11-28
Nelms, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Field effect device in non-single crystal, or...
C257S344000
Reexamination Certificate
active
07141823
ABSTRACT:
In a TFT with a GOLD structure, there is provided a structure which is able to improve an operating characteristic and reliability and reduce an off current value in order to reduce power consumption of a semiconductor device. The surface of LDD region (4) overlapped with a portion (7a) of a gate electrode through a gate insulating film (6) interposed therebetween is extremely flattened. Thus, it is possible to obtain a TFT structure which is capable of reducing a parasitic capacitance in the LDD region of the TFT with the GOLD structure, reducing an off current value, improving reliability, and enabling high speed operation.
REFERENCES:
patent: 5698882 (1997-12-01), Park
patent: 5757048 (1998-05-01), Inoue
patent: 6559036 (2003-05-01), Ohtani et al.
patent: 6596571 (2003-07-01), Arao et al.
patent: 6613620 (2003-09-01), Fujimoto et al.
patent: 6624473 (2003-09-01), Takehashi et al.
patent: 6759678 (2004-07-01), Yamazaki et al.
patent: 6803296 (2004-10-01), Miyairi
patent: 2001/0036692 (2001-11-01), Yamazaki et al.
patent: 2001/0041392 (2001-11-01), Suzawa et al.
patent: 2001/0052950 (2001-12-01), Yamazaki et al.
patent: 2002/0013114 (2002-01-01), Ohtani et al.
patent: 2002/0110941 (2002-08-01), Yamazaki et al.
patent: 2002/0164843 (2002-11-01), Yamazaki et al.
patent: 2002/0182785 (2002-12-01), Miyairi
patent: 2002/0187594 (2002-12-01), Yamazaki et al.
patent: 2004/0072393 (2004-04-01), Yamazaki et al.
patent: 08-078329 (1996-03-01), None
patent: 08-255916 (1996-10-01), None
patent: 10-200120 (1998-07-01), None
patent: 2001-60551 (2001-03-01), None
patent: 2001-093598 (2001-04-01), None
patent: 2003-051446 (2003-02-01), None
Katsuyuki Suga et al.,P-3: The Effect of a Laser Annealing Ambient on the Morphology and TFT Performance of Poly-Si Films. SID Digest. pp. 534-537, 2000.
Specification, claims, abstract, and drawings of U.S. Appl. No. 09/894,125 filed Jun. 29, 2001.
Specification, Claims, Abstract and Drawings of U.S. Appl. No. 09/352,198 filed Jul. 13, 1999 entitled Crystalline Semiconductor Thin Film, Method of Fabricating the Same, Semiconductor Device, and Method of Fabricating the Same.
Hamada Takashi
Makita Naoki
Matsuo Takuya
Miyairi Hidekazu
Nomura Katsumi
Nelms David
Nguyen Thinh T
Robinson Eric J.
Robinson Intellectual Property Law Office P.C.
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Thin film transistor semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin film transistor semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin film transistor semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3633631