System and method for creating systolic solvers

Details System and method for creating systolic solvers System and method for creating systolic solvers

2006-08-01

2006-08-01

Khatri, Anil (Department: 2191)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S150000, C717S151000

Reexamination Certificate

active

07086038

ABSTRACT:
One embodiment of the invention is a method for forming a solver for a loop nest of code, the method comprising forming a time and space mapping of a portion of the loop nest, performing at least one optimization that is dependent on the time and space mapping to the portion of the loop nest, and forming a solver from the optimized portion of the loop nest.

REFERENCES:
patent: 5802375 (1998-09-01), Ngo et al.
patent: 6023742 (2000-02-01), Ebeling et al.
patent: 6038398 (2000-03-01), Schooler et al.
patent: 6059841 (2000-05-01), Caracuzzo
patent: 6151703 (2000-11-01), Crelier
patent: 6274403 (2001-08-01), Klages et al.
patent: 6282706 (2001-08-01), Chauvel et al.
patent: 6286135 (2001-09-01), Santhanam
patent: 6374403 (2002-04-01), Darte et al.
patent: 6438747 (2002-08-01), Schreiber et al.
patent: 6507947 (2003-01-01), Schreiber et al.
patent: 6651246 (2003-11-01), Archambault et al.
patent: 6711717 (2004-03-01), Nystrom et al.
patent: 6735760 (2004-05-01), Dice
patent: 6799315 (2004-09-01), Waki et al.
patent: 6817013 (2004-11-01), Tabata et al.
patent: 6952816 (2005-10-01), Gupta et al.
Rauber et al, “Optimizing locality for ODE solvers”, ACM ICS, pp. 123-132, 2001.
Hu et al, “Memory requirement optimization with loop fusion and loop shifting”, IEEE DSD, pp. 1-7, 2004.
Lim et al, “Blocking and array contraction across arbitarily nested loops using affine partitioning”, ACM PPOPP, pp. 103-112, 2001.
Philippsen et al, “Compiling machine independent parallel programs”, ACM SIGPLAN, vol. 28, No. 8, pp. 99-108, 1993.
Schreiber R et al—“High-Level Synthesis of Nonprogrammable Hardware Accelerators”—Proc IEEE Int'l Conf Application-Specific Systems, Architecture & Processors Jul. 10, 2000.
Hewlett-Packard Company—“Parallel Programming Guide for HP-UX Systems: K-Class and V-Class Servers” Mar. 2000 (60 pages).
Callahan T J et al—“The Garp Architecture and C Compiler”—IEEE Computer Society vol. 33 No. 4 Apr. 2000—pp. 63-69.
M. Schlansker et al. “Acceleration of First and Higher Order Recurrences on Processors with Instruction Level Parallelism.” Hewlett-Packard Laboratories, pp. 406-429.
B.R Rau, “Data Flow and Dependence Analysis for Instruction Level Parallelism.” Hewlett-Packard Laboratories, pp. 236-250.
D. J. Kuck, et al. “Dependence Graphs and Compiler Optimizations.” Association for Computing Machinery. (1981). pp. 207-218.
B. Ramakrisna Rau, “Iteractive Modulo Scheduling.” Compiler and Architecture Research—Hewlett-Packard, (Nov. 1995). pp. 1-67.

Affiliated with

Also associated with

Rating

System and method for creating systolic solvers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for creating systolic solvers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for creating systolic solvers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3621588