Television – Format conversion – Line doublers type
Reexamination Certificate
2006-04-11
2006-04-11
Natnael, Paulos M. (Department: 2614)
Television
Format conversion
Line doublers type
Reexamination Certificate
active
07027099
ABSTRACT:
A digital image processor is provided. The digital image processor includes a deinterlacing processor that is implemented upon a digital processing unit. The deinterlacing processor is coupled to an input operable to receive an interlaced video stream, a digital memory for storing portions of the interlaced video signal, and an output operable to transmit a deinterlaced video stream. The deinterlacing processor is operable to perform frequency analysis upon the received interlaced video stream in order to generate the deinterlaced video stream having reduced motion artifacts.
REFERENCES:
patent: 4002827 (1977-01-01), Nevin et al.
patent: 4689675 (1987-08-01), Tchorbajian et al.
patent: 4959715 (1990-09-01), Prodan
patent: 5347314 (1994-09-01), Faroudja et al.
patent: 5444493 (1995-08-01), Boie
patent: 5543858 (1996-08-01), Wischermann
patent: 5600731 (1997-02-01), Sezan et al.
patent: 5784115 (1998-07-01), Bozdagi
patent: 5856930 (1999-01-01), Hosono
patent: 6014182 (2000-01-01), Swartz
patent: 6034733 (2000-03-01), Bairam et al.
patent: 6055018 (2000-04-01), Swan
patent: 6104755 (2000-08-01), Ohara
patent: 6166772 (2000-12-01), Voltz et al.
patent: 6222589 (2001-04-01), Faroudja et al.
patent: 6266092 (2001-07-01), Wang et al.
patent: 6269484 (2001-07-01), Simsic et al.
patent: 6295041 (2001-09-01), Leung et al.
patent: 6298144 (2001-10-01), Pucker, II et al.
patent: 6489998 (2002-12-01), Thompson et al.
patent: 6504577 (2003-01-01), Voltz et al.
patent: 6545719 (2003-04-01), Topper
patent: 6577345 (2003-06-01), Lim et al.
patent: 6847405 (2005-01-01), Hsu et al.
patent: 6867814 (2005-03-01), Adams et al.
patent: 6909469 (2005-06-01), Adams
patent: 2001/0016009 (2001-08-01), Hurst
patent: 2002/0109790 (2002-08-01), Mackinnon
Micron Technology Inc.,Technical Note, Achieve Maximum Compatibility In SDRAM/SGRAM Design, Compatibility in SDRAM/SGRAM Design, May, 1997.
Micron Technology Inc.,Synchronous DRAM, 16 MEG: x16 SDRAM, Oct., 1997.
Adams Dale R.
Thompson Laurence A.
Natnael Paulos M.
Perkins Coie LLP
Silicon Image
LandOfFree
Method and apparatus for deinterlacing digital video images does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for deinterlacing digital video images, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for deinterlacing digital video images will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3620970