Boots – shoes – and leggings
Patent
1990-09-04
1996-06-11
Harrell, Robert B.
Boots, shoes, and leggings
364DIG1, 364DIG2, G06F 1200
Patent
active
055265065
ABSTRACT:
Memory technologies for storing filter samples include RAMs and CCDs. Adaptive memory capability and memory servo capability improve memory characteristics. In a RAM embodiment, a detector is used to detect a memory address condition and to control the memory and the memory address register in response thereto. In a CCD embodiment, a detector is used to detect a memory reference signal and to refresh the memory signals in response thereto. Improved memory refresh, memory performance, and memory capacity enhance system characteristics. Improved memory architecture provides advantages of increased speed, lower cost, and efficiency of implementation. Information stored in memory can be scanned out at a rate greater than the addressing rate associated with the memories. This permits higher speed operation with lower cost memories. Use of an output buffer, such as a FIFO, permits normalization of memory clock rates.
REFERENCES:
patent: 3462742 (1969-08-01), Miller et al.
patent: 3631408 (1971-12-01), Kubo
patent: 3648255 (1972-03-01), Beausoleil
patent: 3665422 (1972-05-01), McCoy et al.
patent: 3685027 (1972-08-01), Allen
patent: 3702988 (1972-11-01), Haney et al.
patent: 3810110 (1974-05-01), Kotok et al.
patent: 3821715 (1974-06-01), Hoff, Jr. et al.
patent: 3896419 (1975-07-01), Lange et al.
patent: 3972024 (1976-07-01), Schroeder et al.
patent: 4016545 (1977-04-01), Lipovski
patent: 4037212 (1977-07-01), Nomiya et al.
patent: 4050096 (1977-09-01), Bennett et al.
patent: 4056711 (1977-11-01), Lamar
patent: 4056845 (1977-11-01), Churchill, Jr.
patent: 4087855 (1978-05-01), Bennett et al.
patent: 4093982 (1978-06-01), Heuer et al.
patent: 4099236 (1978-07-01), Goodman et al.
patent: 4112490 (1978-09-01), Pohlman et al.
patent: 4117469 (1978-09-01), Levine
patent: 4142233 (1979-02-01), Suzuki
patent: 4144562 (1979-03-01), Cooper
patent: 4144563 (1979-03-01), Heuer et al.
patent: 4149264 (1979-04-01), Hamada et al.
patent: 4152761 (1979-05-01), Louie
patent: 4153933 (1979-05-01), Blume, Jr. et al.
patent: 4159520 (1979-06-01), Prioste
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4164787 (1979-08-01), Aranguren
patent: 4479180 (1984-10-01), Miller et al.
patent: 4546451 (1982-12-01), Alan
patent: 4611300 (1986-09-01), Taylor, Jr. et al.
patent: 4646262 (1987-02-01), Smith
patent: 4683555 (1987-07-01), Pinkham
patent: 4817026 (1989-03-01), Inoue et al.
patent: 4825364 (1989-04-01), Hyatt
patent: 4896260 (1990-01-01), Hyatt
patent: 4954951 (1990-09-01), Hyatt
patent: 5459846 (1995-10-01), Hyatt
"4004 4-bit Central Processor Unit", Intel Chip Description (Oct. 1, 1970) pp. 1 and 2.
Hyatt "Justifiable DNC" NC:1971--The Opening Door Productivity and Profit (Mar. 1971) pp. 74-81, 84-100.
Hyatt "Universal Control Logic For Photoelectric Punched Tape Readers" Computer Design (Nov. 1968 & Oct. 1968) pp. 68-75 & 56-59.
Boysel et al. "Four-Phase LSI Logic Offers New Approach to Computer Designer" Computer Design (Apr. 1970) pp. 141-146.
Elizabeth de Atley "LSI Poses Dilemma for Systems Designers" Electronic Design (Feb. 1970) and (Mar. 1970) pp. 45-52 and pp. 46-51.
Hughes et al., International Conference On Microelectronics, Congress Theatre, Eastborne (Jun. 1969) pp. 33-34.
CPU On A Chip Goes Public, EDN (May 1, 1971) p. 17.
Beelitz et al; System Architecture For Large-Scale Integration; AFIPS Conf. Proc.; Nov. 1967.
Bursky; Cache Controller Ties Into Any Microprocessor System; Aug. 11, 1988, Electronic Design.
Bursky; Memory ICs; Feb. 18, 1988, Electronic Design.
Bursky; Multifeatures Static RAM Trims Microcoded System's Part Count; Mar. 3, 1988, Electronic Design.
Bursky; Triple-port DRAM Fuels Graphic Displays; Apr. 30, 1987, Electronic Design.
Capece; Memories; Oct. 26, 1978, Electronics.
Conner; 1M-Bit Video RAMs Offer Speed for High-Resolution Graphics Displays; Mar. 31, 1988, EDN.
Cormier; Specialty DRAMs Accelerate Video System Performance; Apr. 1988, Electronic System Design Magazine.
Cormier; SRAMs Link Hardware and Software; Sep. 1987, Electronic System Design Magazine.
Johnson; Busting Image Barriers with a Mac II; Jul. 1988, Electronic System Design Magazine.
Kumar; Consider Static-RAM Cache Memory for 32-Bit uC Design; Jun. 11, 1987, EDN.
Altman; Special Report: Semiconductor RAMs land computer mainframe jobs; Aug. 28, 1972, Electronics.
LaRocca et al; One Chip MMU-cache Gives Boost to CPU Hit Rate; Nov. 15, 1987, Electronic Design.
Leonard; Cache Tag RAMs Hasten Main Memory Response; Mar. 3, 1988, Electronic Design.
Leonard; 1-Mbit Video RAMs Offload Host CPU; Sep. 17, 1987, Electronic Design.
LeVine; In-Line Code is Faster For Refreshing RAMs by Software; Dec. 20, 1979, Electronic Design.
Leibson; Dynamic-RAM-Controller ICs Squeeze Maximum Performance From DRAMs.
Levy et al; System Utilization of Large Scale Integration; IEEE Transactions of Electronic Computers, Oct. 1967.
McKeon; An Algorithm for Disk Caching with Limited Memory; Sep. 1985, Byte.
McManus; Take Care When Choosing Controllers for Flat-Panel Displays; Apr. 28, 1988, EDN.
Matlin; Image Compression for Document Storage; Jul. 1988, Electronic System Design Magazine.
Mokhoff; Chip pair eases dynamic RAM refresh; Sep. 14, 1978; Electronics.
Morton; Smart Memories Beat Bottleneck Blues; Jul. 1988, Electronic System Design Magazine.
Olson; Variable-width FIFO Buffer Sequences Large Data Words; Jun. 11, 1987, Electronic Design.
Pieper et al; 200-MHz Video FIFO Buffer Juggles Multiple Windows; Feb. 5, 1987, Electronic Design.
Saussy et al; A Cache Memory Chip For High Performance Image Warping; 1985, IEEE.
Shear; Cache-memory Systems Benefit From On-chip Solutions; Dec. 10, 1987, EDN.
Siddique et al; Fast Controller Converts Large Static RAMs to FIFO Buffers; Feb. 19, 1987, Electronic Design.
Toyoda; Get the Most Out of Top Performing RAMs by Designing Memory Systems Properly; Nov. 8, 1979, Electronic Design.
Waugh; Programmable Array Serves as a Controller for Dynamic RAMs; Feb. 18, 1988, EDN.
Wilson; Nonvolatile, Ferroelectric RAMs Defy Speed Barriers; May 1988, Electronic System Design Magazine.
Wright; CMOS Dynamic-RAM-Controller ICs Support 256K-, and 4M-Bit Devices; Jan. 22, 1987, EDN.
Intel Memory Design Handbook; Intel Corp.; 1977.
Harrell Robert B.
Hyatt Gilbert P.
LandOfFree
Computer system having an improved memory architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system having an improved memory architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system having an improved memory architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-361704