Boots – shoes – and leggings
Patent
1993-08-12
1996-06-11
Whitfield, Michael A.
Boots, shoes, and leggings
395800, 39542111, 364DIG1, G06F 1202, G06F 1580
Patent
active
055265014
ABSTRACT:
In a parallel processing architecture following the Single Instruction stream Multiple Data stream execution paradigm where a controller element is connected to at least one processing element with a local memory having a local memory address shift register adapted to receive and retain therein a globally broadcast memory base register address value received from the controller element for use by the processing element for access and transfer of data between the processing element and its respective local memory, a computer architecture for implementing indirect addressing and look-up tables includes a processing element shift register associated with the at least one processing element and adapted to receive and retain therein a local memory offset address value calculated or loaded by the associated processing element in accord with a first predetermined set of instructions. The processing element shift register transfers its contents bitwise to the local memory shift register of the local memory associated with the processing element, with the bit value of the most significant bit position being sequentially transferred to the least significant bit position of the local memory shift register in accord with a second predetermined set of instructions. A parallel transfer of the contents of the two shift registers is also disclosed.
REFERENCES:
patent: 4065808 (1977-12-01), Schomberg et al.
patent: 5129092 (1992-07-01), Wilson
patent: 5371896 (1994-12-01), Gove et al.
Blevins, et al, "Blitzen: A Highly Integrated Massively Parallel Machine", J. Parallel and Distributed Computing, vol. 8, pp. 150-160, 1990.
Komen, "Efficient Parallelism Using Indirect Addressing in SIMD Processor Arrays, " Pattern Recognition Letters, vol. 12, No. 5, 1991, pp. 279-289.
Fletcher et al. "A Generalised Framework for Parallel Data Mapping in Multidimensional Signal and Image Processing," Proceedings of the Third International Symposium on Signal Processing and its Applications, Aug. 1992, pp. 614-617.
Fisher et al., "Real-Time Image Processing on Scan Line Array Processors," IEEE Computer Workshop for Pattern Analysis and Real-Time Image Processing on Scan Line Array Processors, Mar. 1985, pp. 484-489.
Fraser, "Array Permutation by Index-Digit Permutation",Journal of the Assocation for Computing Machinery, vol. 23, No. 2, Apr. 1976, pp. 298-309.
Fountain et al., "The CLIP7A Image Processor," IEEE Transactions of Pattern Analysis and Machine Intelligence, vol. 10, No. 3, May 1988, pp. 310-319.
Middleton et al., "Evaluating Indirect Addressing in SIMD Processors,"Institute for Computer Application in Science and Engineering, Report No. 89-30, May 1989, pp. 1-18.
Fried et al., "NAP (No ALU Processor) The Great Communicator," Proceedings of the Second Symposium on the Frontiers of Massively Parallel Computation, Feb. 1989, pp. 383-389.
Tomboulian et al., "Indirect Addressing and Load Balancing for Faster Solution to Mandelbrot Set on SIMD Architectures" Fifth Annual Massively Parallel Symposium, Apr. 1989, pp. 443-450.
Denson-Low Wanda K.
Duraiswamy Vijayalakshmi D.
Hughes Aircraft Company
Whitfield Michael A.
LandOfFree
Variable accuracy indirect addressing scheme for SIMD multi-proc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable accuracy indirect addressing scheme for SIMD multi-proc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable accuracy indirect addressing scheme for SIMD multi-proc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-361560